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A
THE SYSTEM AND HARDWARE DESIGN OF
REAL-TIME FAN BEAM SCATTEROMETER DATA PROCESSORS
1.0 SUMMARY
The Remote Sensing Center at Texas A&M University (TAMU) has
completed a major system design effort for the National Aeronautics
and Space Administration, Johnson Space Center (NASA/JSC) for a class
of real-time radar scatterometer signal processors. A system design
is presented which employs state-of-the-art integrated circuits and
signal processing technology. This report presents the details of
the design of a system specifically tailored for the C- and L-band radar
scatterometer systems. The design is sufficiently flexible, however,
to accommodate any scatterometer system with only minor modifications
in sampling frequencies and filter bandwidths.
The design is based upon a 512 stage CCD (change coupled device)
analog transversal filter which is employed to perform a 512 point
discrete Fourier transform (DFT) via the chirp Z-transform (CZT) algo-
rithm. The CZT implementation provides for rapid power spectral density
computations on the radar return signal from which the normalized radar
cross-section a can be computed for a number of desired incident angles
at a real-time rate.
The scatterometer processing system design is presented in suffi-
cient detail to allow for construction of an engineering test mode of
the processor directly from the design data contained in this report.
Breadboard testing of key elements of the system have proven the validity
and applicability of the design.
t 1	
..^ .,
2.0 INTRODUCTION
2.1 Historical Background
The NASA Johnson Space Center has acquired a series of airborne
fan beam scatterometers since the mid 1960's for support of various ear"'tt
and space related programs. Data from an early system proved helpful in
identifying an ocean wind measurement technique. This work eventually led
to the scatterometer system aboard SEASAT A. Raw scatterometer data from
these early experiments were post processed into quantitative engineering
units using a general purpose computer. The time and expense required to
process data caused the delay between data product delivery and data
acquisition to be excessive. As a result, utilization of the scatterometers
were eventually removed from service.
More recently, radar data requests by the NASA soil moisture program
provided enough justification to warrant reinstating the 0.4 GHz, 1.6 GHz,
and 13.3 GHz scatterometers into service, and constructing a new 4.75 GHz
scatterometer. The earlier experiences with scatterometer data processing
led to a program of developing faster, cheaper methods of data handling
and processing. The initial thrust of the program produced a demonstration
processor for use with the 13.3 GHz scatterometer. The philosophy behind
this processor was to provide a real-time qu1:k look capability for verify-
ing data characteristics (i.e., system operation) and 2) provide a method
of identifying those data to be post processed on a large computer to the
accuracies needed for analysis. This processor was developed and construct-
ed at Texas A&M University (TAMU) under NASA contract [1] to process a
single polarization channel over a limited set of viewing angles. In
2
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addition to this hardware processor ! TAMU developed software routines for
utilization on general purpose computers to reduce the raw data needed
for analysis to calibrated engineering units.
Recent technological advances have suggested that by combining analog
and digital processing methods into a single processor, real-time processing
and real-time rate post time processing of scatterometer data to calibrated
engineering units could be accomplished. Such a system could provide all
of the capability in terms of viewing angles, resolution and adaptability
that the post time software systems previously developed could provide,
with a potential for more accurate results as a result of eliminating the
analog recorder when operating in a real-time mode. Such a system would
provide experimenters with calibrated data on a timely basis with many
fewer mani3ours from data flight to delivery. This realization provided
the basis for the current efforts reported in this document.
2.2 Design Objective and Overview
Designs for two airborne radar scatterometer processors for use with
the NASA 1.6 GHz and 4.75 GHz scatterometers were identified and analyzed.
A portion of the processor was implemented to evaluate a "state-of-the-art"
component proposed for use in the processor. This component permitted a
standardized design approach which is extendable to other NASA fan beam
scatterometers. The current effort exploited design experiences from pre-
vious hardware and software processors to minimize significant error
contributions and to assure repeatability in performance. However,
innovations were also introduced as a result of the hybrid sampled analog
and digital approach to provide a flexible operator/experimenter oriented
u^.
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system. As a result of these new insights, major improvements were also
identified for use in the purely software approaches to processing scatter-
ometer data. This benefitted another NASA sponsored program to develop a
more efficient software routine to process scatterometer data on an interim
basis while the hardware processors undergo development. This latter
effort ran concurrently with this program avid afforded an opportunity
to also test, anticipate and prove the characteristics of the hardware
design described within this report.
The hardware design features a chirp Z-transform (CZT) approach to
filtering the Doppler spread radar return. The CZT is implemented with
multiplying digital to analog converters and a charge coupled transversal
filter. The filtering operation reduces to that of performing a discrete
Fourier transform (DFT) of the radar return when represented in complex
valued form. As a consequence, no Hilbert transform operation (sign set,.-
ing) is required to separate fore and aft returns. Both are provided
simultaneously with considerable reduction in complexity. The subsequent
processing, is actually limited to the aft data; however, the fore data is
available within the processor should future efforts require it.
There are many advantages in the CZT approach. It permits high fre-
quency resolution of the Doppler return. As a consequence, the return
may be measured with good angular resolution. This also permits the pro-
cessor to adapt with changes in aircraft velocity to tract the desired
viewing angles by simply using a different set of spectral outputs. It
will also permit arbitrary choices in viewing angles if desired. The
CZT approach can be readily applied to scatterometers operating at other
wavelengths primarily by altering the sampling frequency.
4
The power spectral density (PSD) of the total return is formed from
the chirp Z transformed data. The formation of the PSD requires that the
spectral data be detected (squared) and accumulated (averaged) over a
period of time. To achieve the accuracy and the dynamic range required in
scatterometry the detection and accumulation is accomplished digitally.
The detected and averaged data is converted to estimates of the
scattering coefficients a  at eight viewing angles over the aft sector.
The conversion is implemented in software and requires the application of
radar range, pattern data, viewing angle, and transmitted power to yield
a calibrated result. In addition, the software permits interactive control
of the processor. Since the computations and control are provided by
software, any portion of the operating system can be altered should the
need arise.
The design approach was partially evaluated by actually -implementing
a subsystem of the scatterometer processor. An evaluation to this detail
was required to validate the performance and dynamic range of the charge
coupled devices and associated circuitry since this i_s a "state-of-the-art"
item.
This report describes the system design theory, the system operating
rationale and architecture, the hardware and software designs and an
evaluation of the CZT approach for the scatterometer processors profiled
above. I,n particular, Section 3.0 develops the system design theory back-
ground. The characteristics of CW fan beam scatterometers are related to
the scatterometer equation to identify the measurement theory. It is
shown that the angular scattering characteristic can be resolved by
estimating the PSD of the radar return. The precision by which the PSD
5
estimated is related to the bandwidth - time product by analogy with clas-
sical fading theory. The technique by which the fore and aft spectra are
separated using a DFT method is then identified. The DFT is related to
the CZT and the means by which the CZT may be implemented is then established.
Section 4.0 is dedicated to establishing a suitable operating ra-
tionale for the processor. Trade-offs between angular resolution, ground
resolution, precision, and beam resolution are established and evaluated
to identify a suitable operating mode to satisfy user requirements and
system constraints.
Section 5.0 describes in detail the system architecture and carefully
distinguishes between the target system and the engineering development
model pr;posed within this effort. An overview of the internal operation
of the system is also presented.
Section 6.0 discloses the hardware design rationale for the PSD
estimation subsystem. The results of evaluating a breadboard model of the
PSD subsystem is also included.
The micro-processing subsystem and its interface units are treated in
Section 7.0. A high speed floating point processor manufactured by
Advanced Micro-Computer Corporation (AMC) is identified as a potential
replacement for the 80/20 identified in work prior to this contract. The
AMC mono-board computer is fully compatible with the 80/20 system but is
much faster and permits efficient programming. The design and operation
of three interface units which allow communication with the micro-processor
are also described.
Section 8.0 is devoted to the system controller and processing soft-
ware. There the software design rationale, architecture and operating
procedure are described.
6
The conclusions and recommendations appear in Section 9.0. The entire
document is supported by a number of appendices. In addition to treating
special topics, the appendices serve to preserve parts listings for each
subassembly and vendors literature on special components. Schematics are
provided in blue print form in a special container. Special 8080 software
routines required to run and evaluate the CZT demonstration processor are
also included in the appendices.
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3.0 DESIGN THEORY
3.1 Introduction
Airborne fan beam scatterometers permit simultaneous backscatter
observations over a range of incident angles. By confining the antenna
beam width in the crosstrack dimension and spreading the beam in the
along track dimension, Doppler filtering may be employed in a CW system
to resolve the average return power at various incident angles,each of
which is spanned by a small angular window as illustrated by Figure 3.1,
Combinations of transmit and receive polarizations permit like and
cross polarized scattering properties of distributed targets to be mea-
sured. When the aircraft is flown over the same distributed target at
different headings about the compass, the azimuthal as well as the inci-
dent angular behaviors may be documented.
3.2 The Scatterometer Equation and Fan Beam Systems
For a large class of distributed targets the returns from slightly
different angular directions are essentially uncorrelated. Where a par-
ticular direction is denoted by (6,f) within the coordinate system of
Figure 3.2, the total return power may be described by summing returns
from patches of the target located in various angular directions (ei4j).
If the radar cross section in direction (6 i ,Y is denoted by apq (ei,y,
the total return power may be expressed as
2	 N	 M	 4
Wr ' _	 -3- Wt E	 E Gtp ( e i
 , i rQ(6 i ^^ j) ° pq (41'^J) / Ri	
(3.1)
(4^r)
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j=1
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FIGURE 3.2 SCATTEROMETER GEOMETRY
where
	
X = radar wavelength
Gtp = transmit pattern directivity for polarization state p
Grq = receive pattern directivity for polarization state q
Wt = total transmitted power
Ri = h/cosei
h = aircraft altitude
p,q = indices denoting the transmit and receive polarization
states, respectively
In order to primarily discriminate the backscatter within an angular
sector of the incident angle e, a Doppler filter, whose normalized
transfer function is given by H(w), is employed (see Figure 3.1). The
portion of the return power appearing at the output of the filter is
therefore given by
2
Wr =^3 E	 E	 Gtp ( e i ,^j ) Grq ( e i , j )	 (3.2)
i=1 j=l
opq(ei'^j)IH(wij)i2/R
where
wij = 4n v sine  cose j /a	 (3.3)
is the radian frequency associated with the patch in direction (ei,^i).
When the normalized scattering coefficient a (0,^) is introduced, the
pq
double summation may be replace with a double integral given by
W = ^2Wt
	
ll GtpGrq e pgf H(w)
1 2 
dA
r	 (4^r) 3	 R"	
(3.4)
In the interpretation of W  it is important to realize that IH(w)Il
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participates within the integration since w is dependent on (m). In an
ideal fan beam scatterometer, ^ ranges over a small interval about zero
since the crosstrack antenna beam width is small. As a consequence
W = 47T v sin e/X	 (3.5)
It is then observed that JH(w)1 2 plays the role of a normalized antenna
pattern having discriminatory power in the a dimension.
When the bandwidth of the Doppler filter is sufficiently narrow,
apq
 may be regarded as constant over the area A spanned by the Doppler
bandwidth and the crosstrack beadwidth. The scatterometer equation (3.4)
then reduces to the form
a2W	 a° (e ) ff G G
rq ( H I2cos4edA
rW (o
° 
) =	 t3 '--^ °	 tp	 (3.6)(4^r)	 h4
where 
a  
is the incident angle corresponding to the center frequency wo
of the Doppler filter, i.e.,
wo = 47T v sin eo/a	 (3.7)
The recovery of a(eo ) is, therefore, dependent on measurement of 
Wr' Wt
and h and on an estimate of the double integral. In this regard the
integral is often approximated by introducing an effective area Aeff
so that
tt GtGr IHI 2 cos'` e dA = G t (eo ,0)Gr (eo ,0) cos `' eo 
Aeff	 (3.8)
The factor 
Aeff is often formulated on the basis of computed experience.
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w3.3 Precision in Estimating a q
In order to estimate Qpq at a set of incident angles 6oi , i=1,2,...,
n, a bank of filters is required. The center frequency of each filter
is chosen in accord with equation (3.7). If S(w) is the spectral density
of the return signal, then the output of the ith filter H i is given by
CO
Wr(eoi) = 2 fo ,H i (w)1 2 S(w)df	 (3.9)
An alternative method could, instead, measure (estimate) the power spectral
density (PSD) of the return signal and then form the return power through
an integration, viz.,
W  = 2 f 
fui 
S(w)df	 (3.10)
fli
where fui and fli are the upper and lower corner frequencies associated
with the ith angle. In the latter case the measurement of cjp q has been
reduced to a problem in estimating the power spectral density.
Regardless of the approach, it is necessary to reduce the variance
in the estimate of the mean power return W r
 to assure a good estimate of
the average scattering coefficient 6pq . As is well known, the radar return
is characterized by heavy fading since the signal has a Rayleigh-like
amplitude distribution [2]. As a consequence, it is difficult to estimate
the mean squared statistic of such a signal. The theory for the precision
in the estimating the mean squared statistic appears in references [2], [31
and others. The extrapolation of this theory to the case where the PSD is
to be estimated can be established on an intutive basis and is made pre-
cise in reference [4]. The PSD is estimated from the periodogram and is
13
7defined by
SN	 N
(k) _ 1 ( N E-1 s(n) e_j 27r kn/N 2	 (3.11)
n=0
for the kth spectral line for a signal represented in sampled form
[s(o), s(1),...,s(N-1)1.
In the case where analog filtering, detection and integration is
performed, it is well known that the standard deviation o in the estimate
of W  is given by [3]
a = Wr/ 	 (3.12)
where B is the pre-detection (effective) bandwidth and T is the integration
period. The dependence of the variance ratio ,:Y 2/Wrl on the BT product is
illustrated in Figure 3.3.
Although the variance reduction is a good indication of the improve-
ment in the estimate of Wr , the precision of a system is better conveyed
by a statistical 90% confidence interval. The 90/ confidence interval for
a BT product of 10 or better can be approximated by [5]
0f - 1.6456 < Wr < Wr + 1.645a
	
(3.13)
where Wr is the estimate of W r . When the span of this confidence interval
is expressed in dB, it can be written as
R = 10 Log 1 + 1.645/	 BT	 (3.14)
1 - 1.645/
The dependence of this precision factor on the time bandwidth product is il-
1UGtrated in Figure 3.4. It is observed that a + 1 dB confidence interval
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4requires a BT product of 50. Furthermore, it is noted that the improve-
ment in precision becomes less rapid when'BT > 100.
The above theory can also bG applied to the case where the PSD is
determined from the. periodogram. To obtain precision in the estimate
of the PSD, the periodogram must be averaged. This can be accomplished
by averaging spectral estimates from a sequence of records and by smooth-
ing adjacen t spectral lines from a single record., To make the association
between the precision for an analog processor with that for a PSD proces-
sor, it should be noted that the PSD estimates are based on the discrete
Fourier transform (DFT) of the return signal s(t) (see equation (3.18)).
The effective bandwidth associated with DFT processing (filtering) is given
by
Af	
T
	 (3.15)
where T is the duration of the signal record. It has been assumed that
the record is unweighted. Therefore, the time bandwidth product associat-
ed with a single line from a single record is simply
BT = afT	 (3.16)
or 1. Since the spectral estimates from a single record are poorly
correlated, the BT product can be enhanced by averaging over a window of
adjacent spectral lines. The BT product can be further enhanced by
averaging line estimates from a sequence of non-overlapping records.
So, if N f adjacent lines from each record are smoothed and N R
 non-over-
lapping records are processed, the resulting BT product for a filter of
17
iwidth N FAf is given by
BT = (N FAf)(N RT)	 (3.17)
or simply N FN R . This result indicates that the precision improvement is
identical for analog and PSD processing.
3.4 Power Spectral Estimation Using the Chirp Z-Transform
As indicated above, the estimate of the PSD can be based on the DFT
of a radar return record. If s(n), n=0,1,2,...,N-1 is an N point sequence
representing the return signal s(t) over a time interval T, then the DFT
of s(t) is defined as
N-1	 j 2Trkn/NF(k) = E s(n) e -	(3.18)
n=o
where k e{0,1,2,...,N-1}. F(k) is interpreted as the spectral amplitude of
s(t) at a frequency of k/T when 0 5 k 5 I and at a frequency of -(N-k)/ T
for 2 < k < N - 1. It has been assumed that N is even. The DFT formula-
tion may be modified through the use of the identity
2nk = n2 + k2
 - (k - n) 2	(3.19)
to permit an implementation of the DFT by hardware. The identity results
in a DFT given by
F(k) _ e -jTrk2A N CI s(n)e -jTrn 2/N a jTr(k-n)2/N	 (3.20)
n=o
The implication of the above result is that s(n) must be first down-chirped
with e -j7rn2/N , convolved with an up-chirp e dTrn2A and then post multi-
plied by a down-chirp e -J7rk2/N . The pre and post multiplications may be
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performed by analog methods and the convolution may be formed with trans-
versal filters using charge coupled devices. The transversal filter
requires 2N-1 stages to implement the DFT. When forming the PSD, the
post chirp may be discarded since it does not affect the amplitude.
A more efficient means for implementing the transversal filter,
requiring only N stages in the transversal filter, is based on the slid-
ing DFT. The sliding transform is defined as
k+N-1	
_j2^rnk/N
Fs (k) = E	 s(n)e
n=k
(3.21)
and differs from the non-sliding version in that the input sequence is
shifted forward one sample for each new spectral estimate. The transform
consequently operates continuously. Spectral estimates on the same line
are updated every N samples since e -j7Tnk/N is modulo N in the parameter
k. As a result of the sliding action, phase information is destroyed;
nevertheless, the magnitude information important to the PSD estimation
is preserved.
It can be shown that through the use of the identity of equation
(3.19), the sliding transform can be rewritten as
Fs(k) = e-j7rk2/N	 E	 eJ^r(m-N)2 s(k - m + N)e-j7T(k - m + N) /N
	
m= 1	 (3.22)
This result implies that the input must be pre-chirped by a factor
e-jTr(m-N)2/N , convolved with ej7r(m-N)2/N and then post multiplied with
e-3Trk2/N to form the sliding DFT. When the PSD is required, the post
19
multiplication may be replaced with a squaring operation to yield
IFS(k) j2. Since the pre-multiplication is periodic in m, the CZT filter
can operate on the input signal continuously with the transversal filter
only requiring N stages.
3>5	 The Application of the CZT to Doppler Filtering
3.5.1 Signal Processing Theory
A simplified block diagram of the CW fan beam scatterom^ter is
illustrated in Figure 3.5. The transmitter illuminates the terrain at a
radian frequency of wo . The backscattered signal arriving at the receiver
may be denoted as
s(t) = a(t) cos Not + ^ M ]	 (3.23)
where a(t) and fi(t) may be regarded as random variables. The spectrum
of s(t) is depicted symbolically in Figure 3.6a. The fore and aft spectra
are distinguished from one another by "coloring" the fore spectrum as a
rectangle and the aft spectrum as a triangle. As indicated in the rece •V'v-
er chain, the return signal is split equally into two channels. This sig-
nal in the upper channel is coherently demodulated with cos wot and low
pass filtered to yield
x(t) = 2 a(t) cos^(t)	 (3.24)
The upper channel is commonly called the cosine channel or the in-phase
(I) channel. Demodulation and low pass filtering in the lower channel
yields
y(t) = 2 a(t) sin^(t)
	
(3.25)
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where product modulation with the quadrature reference sin wot has
occurred. The lower channel is commonly called the sine channel or the
quadrature (Q) channel. The spectra of x(t) and y(t) are illustrated
in Figures 3.6b and 3.6c, respectively.
A comparison of Figures 3.6b and 3.6c shows that the aft and fore
spectra can be retrieved simultaneously if a complex signal
Z(t) = x(t) + i y(t)
	
(3.26)
is formed. An examination of the spectrum of z(t) indicates that the aft
spectrum occurs for w > 0 and the fore spectrum for w < 0.
Since the DFT can also be applied to complex signals as well as real
signals, the above result shows that the fore and aft spectra can be
simultaneously filtered using CZT techniques to implement the DFT. The
configuration for implementing the CZT using charge coupled devices and
analog multipliers is described below.
3.5.2 The Implementation Technique
It is advantageous to use the sliding version of the CZT, since
many sequential measurements are required to estimate the PSD. The
actual implementation method is best understood by separating the real
and imaginary parts of the sliding CZT. When the sliding CZT of z(t)
is taken, Z s (k) can be rewritten in the form
N
I zs (k) j =
	
	 E [cos7r(m-N) 2/N + i sinTr (m-N)2/Nl
m=1
[x(k-m+N) + iy(k-m+N)].	 (3.27)
[cos7r(k-m+110 2 /N - i sin7r(k-m+N)2/N]
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iA careful interpretation of the arguments within the above magnitude
suggests the implementation technique shown in Figure 3.7. Both x(t)
and y(t) are pre-chirped and appropriately summed to form the real and
imaginary valued entries into the transversal filter bank. Four trans-
versal filters are required to form the cross multiplication products of
the complex valued signal entering the filters. The real and imaginary
parts of the CZT without the post-multiplication are formed by differenc-
ing the outputs of the transversal filters as illustrated in Figure 3.7.
24
Z
Nn
E'
v
N
O
V
J
L
nC N
Li cz
.w
n 1--
J
^U
Z
N
E
HOU
z0
U
r-^
J
G.
r-i
F-
N
Od
O
F'
3
H
NU
W
2
H
U
7_
F-awL
111
G.
H
4=
Q
LL.
W
Z
U
W
N
Q
e'
M
W
D!
U
r-e
l.t_
Yvv
Vf^
N N
=Z
NN Y^
'r9 dW
a ^a
y;
v
E	 c	 ^'
X	 ^
25
F
i4.0 SYSTEM DESIGN RATIONALE
4.1 Introduction
As is the case with any system, the actual design is a compromise
between user requirements and system constraints. The design of real
time processors for the NASA scatterometers is no exception. Ideally
the scatterometer should provide high precision estimates of o° with
infinitesimal angular and ground resolutions. However, as will be shown
below, the precision, angular resolution and ground resolution interact
in such a way to prevent maximizing all three parameters simultaneously.
In addition to maximizing the precision and resolution parameters, the
user is also interested in achieving a reasonable accuracy to permit
comparative analysis of the processed data at different view angles and
polarizations and with scatterometer data from other sources (also
presumably calibrated).
A list of the factors which can potentially influence the performance
of the scatterometer/processor system is shown in Table 1. The source
of error is described in the left-hand column. The system performance
factors most influenced by the error source is reflected in the middle
column. The origin of the error within the system is identified in the
right-hand columns. Most of the performance parameters are manageable
by the processor provided that the scatterometer has been appropriately
designed. Those that are manageable are treated below as well as in
subsequent chapters to develop the processor design rationale.
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TABLE 4.1 FACTORS INFLUENCING SYSTEM PERFORMANCE
Origin in System
Error Source Affected L
Performance a,
Factor L
L N 4^-
N d L N
A O L L
W) a a
1.	 Fading Signal Precision X
2.	 Finite Doppler Bandwidth Precision & Angular
Resolution X
3.	 Finite Record Length Ground Resoltuion
& Precision X
4.	 Filter Sidelobe Level Accuracy X
5.	 Bit Truncation Precision X
6.	 Inversion Approximation Accuracy X
7.	 Uncertainty in Altitude Accuracy X
8.	 Aircraft Attitude Accuracy
a)	 Illuminated area X
b)	 Polarization X
decomposition
9.	 Transmitted Power Accuracy X
10.	 Polarization Accuracy X
11.	 Non-Stationary Return Accuracy X
12.	 Beamwidth Accuracy & Angular
Resolution X
13.	 Pattern Sidelobes Accuracy X
14.	 Pattern Gain Accuracy X
27
4.2 Definition of System Design Parameters
To identify the processor's mode of operation it is important to
define various parameters associated with fan beam systems. In this
regard such terms as angular resolution, ground resolution, scan length,
beam resolution, ground track cove'^age, etc. must be clarified to arrive
at the impact of these parameters on the system design.
Angular Resolution
As indicated in Section 3.2 the angular resolution of a fan beam
scatterometer is dictated by the physical beamwidth in the crosstrack
dimension and by the bandwidth of the Doppler filter in the intrack di-
mension. If H(w) denotes the normalized voltage transfer function of
the Doppler filter, then an affective bandwidth may be defined as
2
B = 2ff t	 JH(w)	 w	 (4.1)
where the normalization has been applied so that max {I H(w) (}	 1
when H(w) represented in low pass form. An effective intrack beamwidth
may be related to the effective bandwidth through the Doppler relationship
Ae =	
AB
2vcose
when	 = 0. oe is defined to be the angular resolution.
(4.2)
Beam Resolution
The beam resolution in the cross track dimension is given by
PC 
= (h tan g ) A^
	
(4.3)
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where A^ is the crosstrack angle subtended by the two way beam when pro-
3ected on the ground plane. The beam resolution in the intrack dimen-
Sion is
pB co a ^@
	
(4.4)
See Figure 4.1 to clarify these definitions.
Scan Length
Scan length is simply the ground track distance vT traversed by the
aircraft during a single integration period T where v is the ground
velocity. See Figure 4.2.
Ground Track Coverage
The ground track coverage Lc
 is that entire length over which a
radar return was observed. The coverage includes the scan length as
well as the 'initial coverage within the beam, ie.,
Lc
 = pB +vT
See Figure 4.2.
Ground Resolution
The ground resolution may be defined in several gays. However,
for the purposes of this design effort the ground resolution 'is defined
as an effective ground length over which radar returns have pvimarily
contributed to the measurement as implied in Figure 4.2. It consequent-
ly emphasizes that portion of the ground track which is repeaj.-edly in
view within the beam subtended by A0.
29
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vT 2 = p2 = PB
vT 3 = p3> pB
+ pB)/2
FIGURE 4.3 COMPARISON OF THE RESOLUTION PARAMETERS WHEN
(a) vT I
 < pB , (b) vT2 = pB and (c) vT 3 > pB
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A
T^,^ > Pi
T1 - P 
(4.6)
and
Three cases may be identified as illustrated in Figure 4.3. The
ground resolution is therefore defined as
vT+p
-- 2 B if vT < p6
P =	 PB	 if vT = pB	 (4.5)
vT	 if vT > pB
From the above definitions an important observation can be with-
drawn. When the three ground resolution cases are ordered as implied
in Figure 4.3 it may be shown that
G'yo
'
TT' = p 2 	 (4.7)
^3	 p3
where pi is the ground resolution corresponding to T i . For a constant
Doppler bandwidth these results imply the following conclusion:
Case 2 maximizes the ground resolution consistent with maximizing
the precision. It is also interesting to note that Case 2 maximizes the
precision for a given coverage interval L c as demonstrated in Appendix A.
In this case the design criterion requires that
pB = vT
	
(4.8)
at any incident angle. This conclusion will be used in identifying
appropriate design theories below.
33
4.3 The Theory for Constant Precision, Constant Angular Resolution
and Constant Ground Resolution Designs
Among the many system designs which could be considered it is
helpful to limit considerations to three basic design approaches:
(1) constant precision, (2) constant angular resolution and (3) constant
ground resolution. The theory for each is presented below and their
characteristics are compared in a final subsection.
4.3.1 A Constant Precision Design
A constant precision design approach requires a constant BT product
at each incident angle to be processed. The implication deduced from
Section 4.2 is helpful in assigning B and T so as to achieve an accept-
able BT product. At the smallest incident angle e 1 the BT product may
be maximized for a given coverage L c by requiring
pBl = VT	 (4.9)
Then
T = v Acos^e	
(4.10)
and
B = 2v cose l Ae l /X	 (4.11)
The viewing window at e l is therefore specified as
Ae _^3T a cos2e,
	 (4.112)1	 2h
where BT is chosen to achieve the desired precision. When AeI is with-
drawn from equation (4.12), T and B are uniquely assigned by equations
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(4,10) and (4.11), respectively. On pragmatic grounds the integration
time must be constant at all viewing angles. Therefore B is also constant.
As a result, the angular resolution, beam resolution, and ground resolution
at the remaining view angles 0  become
aB
Le -k	 vccosek	(4.13)
ahB
PBk - vc^	 (4.14)
and
P - —"3_— { 1 + 3,n
Pk 4vcos e l	coos ek^ }	 (4.15)
From the above results it is noted that the angular resolution is inverse-
ly proportional to v cosek , the beam resolution is proportional to h/vcos3ek
and the ground resolution is proportional to h {1 + co--e1}
•	 cos ek
4.3.2 Constant Angular Resolution
A constant angular resolution approach requires that Ae k be constant
at all viewing angles, say A6. Once Ae is assigned, the bandwidth at each
e  is given by
2v cose A 
Bk =	 ^ k	 (4.16)
and the beam resolution by
hAe
"Bk	 c	
(4.17)
o 0k
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The precision and ground resolution require a rationale to assign T.
Once again it is convenient to maximize BT at the smallest incident
angle for a given coverage. This requires that
pB i = vT
	
(4.18)
The remaining parameters then become
L
	
	
hoe 	 (4.19)
T = v code
2hcose k nee
	
(BT) k	 Xcos e,	
(4.20)
and
Cos 2e,
Pk = - ham— { 1 
+ Fos }	
( 4.21)
P
	k 	 2cos e l	k
k
at each viewing angle O k > 01.
t
4.3.3 Constant Ground Resolution
A constant ground resolution approach requires that p be constant
at each incideht angle. With p specified, the precision may be maximized
at each incident angle by requiring p = pB = vT in accord with Section 4.2.
As a result of this imposition
Ae k = pcos 2 e k/h	 (4.22)
T = p/v
	
(4.23)
and
36
i
I(BT )k = 2p 2 cos'ek/A h
	
(4.24)
4.4 A Comparison of the Design Approaches
To evaluate the three design approaches, the nominal design guide-
lines shown in Table 4.2 were employed for C band and L band systems.
The guidelines were primarily applied at the smallest incident
angle and were allowed to vary at the larger incident angles depending
on the design approach. The results of this evalution are shown graph-
ically in Figures 4.4 and 4.11.
The first four graphs apply to the C band processor whereas the
latter four apply to the L band processor.. Each figure identifies and
compares a single system performance parameter over the entire range of
incident angles for the three design approaches. The graphs are para-
metrically identified by the design approach: CP = constant precision,
CGR = constant ground resolution and . CAR	 constant angular resolution.
Table 4.2 Nominal Design Guidelines
Parameter Value Units
Aircraft velocity 150 knots
Aircraft altitude 1500 feet
Angular resolution (nominal)
C band 3 degrees
L band 6 degrees
Ground resolution(nominal)
C band 25 meters
L band 50 meters
Precision factor (nominal)
C band 50
L band 50.
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From these graphs the following features are noted:
1). When constant precision is imposed, the angular, beam and
ground resolutions degrade with incident angle; however, the degrada-
tions,a ►e only significant for angles greater than 45".
2). When constant ground resolution is imposed, constant beam
resolution is also realized. The precision, however, degrades at the
larger incident angles but is useable to 50 0 . The &;• .,lar resolution
increases rapidly at the large incident angles. The very high angular
resolution at the large incident angles may preclude selecting a correct
pattern gain at the large incident angles when converting to o°.
3). When constant angular resolution is imposed, the beam resolu-
tion and ground resolution degrade at large incident angles. The per-
formance, in general, lies between the constant ground resolution and
constant precision design approaches.
If a single design approach were to be selected among the three,
it is apparent that the constant angular resolution approach represents
a good compromise between constant precision and constant ground resol-
ution. The constant precision and constant ground resolution designs
may, however, suit some experiments better. The constant precision design
is attractive in those cases where high precision is required on a single
cell, particularly at the larger viewing angles. The constant precision
approach may also be helpful in those cases where a large spatial average
is required. The constant ground resolution approach is attractive for
those applications where well metered — high resolution data are required
along the intrack dimension. This design approach is consequently attrac
9
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tive for those targets which are highly nonhomogeneous.
Since tie scatterometer processor is under software control, it
is conceivable to provide an experimenter with any design option. The
constant angular resolution design represents a good compromise among
the approaches, however, when a single approach must be taken.
5.0 SYSTEM ARCHITECTURE AND OVERVIEW
5.1 Target and Development System Architectures
The objective of the scatterometer processing system is to
provide real and post time conversion of two channels of scatterometer
data, like and cross polarized signals, into a estimates at eight (8)
viewing angles: 5°, 10°, 15 °, 20°, 30°, 40°, 50 0 and 600 . Processor designs
were to be developed for the NASA 4.75 GHz and 1.6 GHz fan beam
scatterometers. The efforts were 1) to emphasize a standardize design
approach suitable for use with these scatterometers as well as future
scatterometer systems and 2) to utilize design experience from the
previous 13.3 GHz scatterometer processor project. An appropriate target
system architecture using the CZT approach to Doppler processing and
meeting the above stated objectives is illustrated in Figure 5.1. The
system consists of two major subsystems, viz., the PSD estimation subsystem
and the micro-processing subsystem. A number of interface units are
also provided to permit control of the system, entry of data and storage
of processed data. Also a special alignment generator not required
during operation but helpful in aligning the CZT filtering unit prior
operation is shown.
The PSD estimation subsystem has two channels to handle like and
cross polarized return signals. Each channel converts the quadrature
signals into discrete PSD estimates over the fore and aft Doppler spectra
simultaneously. The estimation technique is based on the CZT technique
which may be regarded as an analog technique of implementing the discrete
Fourier transform (DFT). The detection (squaring) and accumulation
	 1
(averaging) of the spectral amplitudes is performed digitally by a
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dedicated processor.
The micro-processing subsystem is composed of a digital micro-
computer, memory and associated software. The role of the micro-pro-
cessing subsystem is 1) to control the scatterometer processor through
a software operating system, 2) to select appropriate PSD estimates and
to use them within the radar scatterometer equation to invert for a
values on the eight viewing angles and 3) to accept, store and transfer
various data required by the processor or the experimenter.
Communication between the micro-processor and various peripheral
systems is provided by the interface units indicated in Figure 5.1.
Among these interface units is the operator interface and display. All
system functions are initiated through this interface by the operator.
The display is also used by the micro-processor.
The system of Figure 5.1 represents but a single architecture for
the target system. It may not be the architecture of the final system
but it will be close. Implied in Figure 5.1 is a single micro-processor
to service both scatterometer channels. However, in view of the amounts
of data and the number of computations involved, ,a single micro-processor
may be unable to convert both channels of scatterometer to a values at
eight angles without large gaps between successive ground cells. A
fast floating point processor such as the Advanced Micro Computer
95/4000 may permit use of a single processor. However, it may be
necessary to dedicate a micro-processor to each scatterometer channel.
To make an assessment of the number of processors requires that the
software design be reduced to machine coding and that the machine be
specified.
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In view of this uncertainty and with full realization that a complete
design effort requires an iterative effort between paper design (called
for in this contract) and laboratory evaluation, an engineering model
which is expandable to the target system was actually designed. The
architecture of the proposed design is illustrated by the block diagram
of Figure 5.2. The development model is restricted to single PSD
estimation channel and a single micro-processor. The software is suffi-
ciently general to permit processing of like or cross polarized data for
any transmit polarization. However, the processor must be cued
externally as to which polarization channel the PSD estimation subsystem
is connected. A single channel processor of this type is sufficiently
simple to fully evaluate the total system design. It can be readily
expanded to a two channel system, terminating in either a single micro-
processor or two micro-processors. The expansion simply requires that the
controller signals be routed to two channels and that simple modifications
be incorporated into the software whether one or two micro-processors
be required.
5.2 An Overview of the Operation of the System
As indicated above,the scatterometer processing system consists of
two major subsystems together with the necessary interfaces to permit
communication with various peripheral devices. The relationships among
the major subsystems and interface units was shown in Figure 5.2. An
alignment generator, although not required during operation, was also
shown.
When the system is powered, software control of the system is
assumed by the micro-processor within the so-called RESET mode. Within
51
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this mode the aircraft, operator and output interface units, and the
CZT filtering unit within the PSD estimation subsystem are active (see
Figure 5.2). When the system is within this mode, the operator may over-
ride certain aircraft parameters arriving at the aircraft interface
should they be inaccurate or missing in the aircraft data stream. From
the RESET mode, scatterometer data may be processed on a flight line by
entering the RUN mode.
Within the RUN mode, the software controller determines the number
I
of 512 point sub-records to be processed to form an average return from
the 512 beam resolution cells in view by the CZT filters. The number of
sub-records NR
 and the address to which the accumulated reserves are to
be stored are transferred to the PSD controller (see Figure 5.2). Upon
this initialization, the accumulator and detector are activated at the
beginning of a CZT cycle. The PSD estimation subsystem then accumulates
NR estimates in each spectral channel. At the end of the N R sub-records
the detector and accumulator are halted and a DMA (direct memory access)
transfer is made from the accumulator to the micro-processor memory. If
the processor has not been halted by the operator, the detection and
accumulation cycle is re-initiated by the micro-processor once the DMA
has been completed. It should be noted that the filtering sub-section
operates continuously between accumulations to avoid start up transients.
A closer look at the PSD estimation subsystem will indicate that
this subsystem filters the fore and aft Doppler spectra of the radar
return to form estimates of the return power is 512 parallel spectral
channels. Of these channels, 256 are available to characterize the
fore spectrum and 255 the aft spectrum. The remaining c^iannel monitors
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the return from the nadir paint (this return is suppressed by the radar
and the processor). A sliding CZT algorithm, as discussed in Section 3.5,
is employed to form repeated estimates of the power return within each
channel. Several estimates are summed to form an improved estimate of
the average power.
The format of the summed spectral estimates in the 512 channels is
illustrated in Figure 5.3. When the forward CZT is formed on the complex
signal x + jy, the aft spectrum appears in the first 257 accumulation bins
(channels) and the fore spectrum in reverse order in the latter 255
accumulation bins. Some of the spectral channels among the 512 channels
are reserved for the calibration and polarization tones. The effective
bandwidth of each channel is given by B = f s/512 where fs is the sampling
frequency. The frequency resolution, i.e., the separation between spectral
estimates is also equal to B. The normalized frequency response of each
filter in dB is illustrated in Figure 5.4. The filter efficiency to the
first sidelobes is 90.3/ and through the first sidelobes is 95.5%*. The
effective bandwidth is also equivalent to the width of the mainlobe.
The average spectral estimates together with calibration and polari-
zation tone levels are transferred from the PSD estimation subsystem to
the micro-processing subsystem through a DMA process initiated by the
*It is possible to increase the mainlobe efficiency by weighting
the tap points on the CZT transversal filter. Such a device is available.
However, this design is not recommended since 1) the precision will be
reduced by a factor of two (the adjacent channel outputs are highly
correlated) and 2) the S/N ratio referred to the output of the weighted
transversal filter degrades by a factor of two (the noise is primarily
governed by the post amplifier and signal output is reduced when
weighting is used).
.
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PSD controller. Once the detector and accumulator are re-initiated, the
micro-processor, using data from the aircraft interface together with
invariant calibration constants stored in ROMs (Read Only Memories),
converts the spectral and calibration data to a  estimates at the required
eight viewing angles. Adjacent spectral estimates are summed about each
viewing angle to form a total return within the desired angular resolution.
The spectral lines are chosen dynamically to track the specified viewing
angle.
The processed scatter^ometer data and other parameters are stored in
an array of the micro-processor memory for each of the viewing angles.
The a  estimates at the eight angles are stored in memory in an askewed
fashion to provide near collocation of the returns on a single cell.
'	 When the re-ordered data is available on a single cell at all angles,
it is written out to the output interface which in turn transfers it to
magnetic tape. The transfer of the data continues until the operator
halts the processor. When halted, the processor places an end of file
indicator within the output array, transfers the partially filled array
to tape and enters the RESET mode to await instructions from the operator.
At the beginning of each accumulation cycle, appropriate parameters are
withdrawn from the aircraft data channel for use in the computations
and for transmittal to the output tape.
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6.0 THE PSD ESTIMATION SUBSYSTEM
6.1 Introduction
As indicated in Figure 5.2 the PSD estimation subsystem consists of
three sections:
1) the CZT (Doppler) filtering unit
2) the detector and accumulator unit
3) the PSD and DMA controllers.
Filtering in parallel channels is accomplished by performing a sliding
chirp Z transform on a complex valued input signal in accord with the
theory discussed in Sections 3.4 and 3.5. The technique for implementing
the CZT is based on a CCD transversal filter and requires a configuration
as described in Section 3.6. The filtering section employs analog and
sampled analog techniques. The remaining sections are implemented digi-
tally in order to achieve the necessary dynamic range and accuracy.
6.2 The CZT Filtering Unit
The CZT filtering, unit is composed of four elements: 1) the input
conditioning circuit, 2) the pre-chirp multipliers and summers, 3) the
CCD transversal filter and 4) the signal extraction circuitry. Each
element is discussed below. Detailed block diagrams for the four elements
are found in Figures 6.1 and 6.3. A timing diagram for the associated
clocking/gating signals is shown in Figure 6.4. The associated design
schematics are included in a separate blue print file and part listings
may be found in Appendix D.
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6.2.1 Input Conditioning Circuit
The input conditioner consists of buffers, low pass active filters
(LPF), sample and hold circuits, and a bank of variable gain amplifiers
as illustrated in the block diagram of Figure 6.1.
The signal in each input channel is buffered through an ac coupled
amplifier to totally remove do and drift components induced by the
scatterometer or recording system. It is important to remove these
components since, when large, they can severely limit the dynamic range
over which a PSD can be executed. This requirement is imposed by the
input dynamic range to the CZT transversal filter which is somewhat
less than ± 2.0 volts. The ac coupling causes a h'ighpass filter break
point at 88 Hz for the C band processor and at 28 biz -for the L band pro-
cessor. Although the amplifier is ac coupled, an do test signal may be
injected into the buffer amplifier through a separate jack to align or
p
P
test the CZT filtering unit.
After buffering the input signals in each channel, the upper bandwidth
?	 of the signal is established by a four pole maximally flat Butterworth
F
filter. The design procedure for the 'filter is well known and may be found,
for example, in Chapter 4 of reference [6]. The transfer function for
the OF in the C band system is given by
d	 VOW	 1.59 Woc2	 12
_.Ik	 Vin (S)_ _ s + vr-2 Woc s + Woc2
k
where w oc Ln f
oc 
and foc = 5.9 KHz and by
VOW
	1.59 WOL2	 - 2
Vin(s)
	 - s 2 + 
V-2 WOLs + WOL2
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where fOL = 4.0 KHz for the L band system. The low pass filters are
required to establish the processing bandwidth prior to sampling to
avoid aliasing of high frequency noise components into the desired spec-
trum.
An examination of the association design schematics will show that
low drift and low offset operational amplifiers (LM308A) have been selected
for the buffer and OF stages. A low drift characteristic is assured in
each stage by balancing the shunt resistances into the non-inverting and
inverting terminals of the operational amplifier. This design approach is
important to minimize the do component before chirping.
With the bandpass established by the buffer and LPF, the signal is
prepared for analog sampling. A sample and hold (S/H) circuit converts
the filtered input into a staircase approximation. The signal is sampled
at a frequency 3 times the highest calibration/polarization tone. Analog
sampling is required to stablize the amplitude for the subsequent pre-
chirp multiplication and entry into the CCD transversal filter.
An N channel MOSFET is employed as a series switch in the S/H circuit.
Its substrate is biased at -8.2 VDC and its gate is protected with an
external diode (see schematics ).
	 The sampling switches are actuated by
^U' A high impedance FET input operational amplifier is employed to
buffer the sampling capacitor.
A pair of offset and gain adjustable amplifiers are employed to
provide two parallel channels after each sampler. Two channels are
required in each input channel to preparethe I and Q signals for complex
valued multiplications and additions. The do offsets in all four channels
t`
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should be suppressed to the millivolt level prior the pre-chirp operation.
The gains must be adjusted to nominally provide a 10 volt signal into
the chirp multipliers for the maximum recorder output (1.5 volts). Final
gain adjustment should account for the gain differences through each
multiplier, however. It is important to operate the channels at the
highest permissible amplitude (accounting for signal fading) to produce
multiplications with good S/N characteristics.
6.2.2 Pre-chirp Multiplication and Summing
As indicated in Section 3.4, the CZT requires that the complex
valued input signal z be pre-chirped with e-37lr(k-n)2A where (k-n) is the
sample index*. Therefore the pre-chirp and summing operations must form
2
zme_jTrm /N = (x m + jym ) (cosTrm2A - sinTrm2/N)	 (6.1)
where m plays the role k-n. When the real parts and imaginary parts are
identified.
Re {zme-JTrm 2 /N } = xmcosTrm2A + ym s i nTrm2/N	 (6.2)
and
2
Im {zme -jTrm /N } = -xmsinTrm2 /N + ym cos7rm2/N	 (6.3)
The above results indicate that the I and Q channel signals must be
multiplied by cosine and sine chirps and then algebraically summed.
*This may not be apparent to the casual reader. However, if the
redundances of modulo 27r are removed, then the assertion stands. The
sample index here is unlimited since a sliding transform is employed.
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The stratagem by which this is accomplished is illustrated in the block
diagram of Figure 6.1.
Multiplying digital to analog converters (MDACS) are employed to
perform the pre-multiplication operation. The MDACS, in conjunction
with the current to voltage converters and the read only memories (ROMS),
are required to form the products cited in equation 6.1. An MDAC is
composed of a resistor ladder network whose shunt currents may be diverted
in either of two output ports. When these ports operate into virtual
grounds as provided by an operational amplifier circuit, the current at
output port #1 is given by
I 1 = I in (a l 2-1 + a22-2 + ... + a
n 2 -n )
and at the second port by
I 2 = I in - I1
where a k e {0,1} and k E{n} and I in = 10-4 Vin . The aks are externally
selectable by appropriately addressing the ROM and storing the binary
number {a l , a 2 , ...a n } at that . memory location. When these currents
are sunk into the virtual grounds of the operational amplifier network
shown in Figure 6.2, the output voltage is given by
Vo = I in R2 (1-2 K)
where K = a 1 2 -1 + a22-2 + ... + a n2-n . To produce a cosine chirp (i.e.,
the I in must be multiplied by a cosine chirp), taps on the ladder net-
work must be selected so that
• <4r;
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1-2Kc = cos7m2A
or
1-cosffm2/N
Kc -	 2
when the mth sample is inserted. Similarly to produce a -sine chirp,
the MDACS must be addressed so that
K = 1 + sin7Tm2/N
s	 2
on the mth sample. Since 0 < K < 1, it is clear that the chirps can be
achieved. The proper values of K c and Ks are stored sequentially in a
ROM and withdrawn synchronously with the input samples. A FORTRAN
program which generates the closest binary values of K c and Ks through-
out a single chirp cycle is shown in Table 6.1. The values of K c and Ks
are printed in hexadecimal and their BCD equivalent.
As a note of caution, it is important that the operational amplifiers
employed in the current to voltage converters have sufficient bandwidth
and slew rate to support sudden reversals in polarity. The LF 356
operational amplifier specified in the design schematics meet the band-
width and slew rate requirements. Their low noise performance also
makes them attractive in these circuits since the signals are limited by
the current capability of the MDACS.
After, the I and Q signals are appropriately chirped, differencing
and summing amplifiers are employed to form the real and imaginary parts
required by equations 6.2, and 6.3, respectively. Prior to the summing and
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differencing operations, do offsets are introduced into the real and
imaginary channels since the CCD transversal filter requires that the
chirped signals be offset on a positive voltage.
6.2.3 The Transversal Filter and Signal Extraction Circuitry
The real and imaginary parts of the chirped signals are injected
into the imaginary and real channels of the CCD transversal filter,
respectively*. Two transversal filters are required on each input to
perform the complex valued convolution required by the CZT.
With the connections as illustrated in Figure 6.3, the quad filter
bank is matched to a down chirp. The reversal in sign in one of the
sine channels is purposely included in the bank so that both of the
output channels can be differentially connected. A differential connection
is required because the convolution outputs must be extracted by pulsing
the ^and ^^ and the ^+ and 03 outputs through coupling capacitors Co
(see Figure 6.3). Once a differential output is pulsed, the capacitors
act as integrating capacitors to receive the output charges from the trans-
versal filters. Prior to receiving each new convolved output, the previous
output sample. is discharged using MOSFET switches within the CCD chip.
The switches are activated by the 
^Rl and ^ U gating signals. Once the
integrating capacitors have been discharged, the output on the ^l±
channel is extracted with gating signal, ^l and the output on the ^3+
channel is extracted with gating signal ^ 3 . The combination of signals
*The CCD filter is masked to perform the inverse DFT. This requires
that the inputs be transposed to produce the forward transform as required
by this design.
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O1' 02' 03• and 04 are required to move the input signals down the
transversal filters. The timing diagram for these gating signals is
shown in Figure 6.4.
An overview of the sampling and convolution operations can be
established from the timing diagram. A basic sample period is broken
into 64 sub-periods and the different segments of sub-periods are
allocated to the timing signals. A new input sample is taken when
OR3 is high. This same signal discharges the previous 0 3 output signals
on Co . This input sample is pre-multiplied by the next chirp value
clocked from the ROMS by CZTCLK. This pre-multiplied sample is loaded
into the transversal filter with 02 - Simultaneously 02 also latches the
previous convolved output on the 0 3 channel into an analog output buffer.
This output is extracted when 0 3 goes high. At the end of the 03
signal, the previous Ol sample on the Olt channels is discharged when
ORl goes high. Then 04 latches the newly convolved output on the Ol
channel in its output buffer. The Ol output is extracted when 0 l goes
high. The cycle then repeats.
It is important to note that the transversal filter is actually a
filter matched to a down chirp. Since all frequency components are
down chirped in the pre-chirp operation, each frequency component is
compressed by a factor 512 ire the matched filter. This implies that
frequency components not "visible" on the input when chirped and com-
pressed will be visible at the output of the transversal filter. As
a result of this processing gain (27dB), the dynamic range of the
transversal filter is quite impressive and is primarily limited by the
noise of the post amplifier [7].
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The two output channels except for a constant phase factor contain
the real And imaginary estimates of the DFT of the complex valued input
signal. The output voltage is held and buffered by a sampling differen-
tial amplifier. The integrating capacitors must be well balanced to re-
tain the common mode rejection inherent in the differential amplifier.
This assures that the extraction signal is rejected from the output of
the amplifier,
It is important to employ low noise operational amplifiers at the
outputs of the transversal filter to realize the inherent dynamic range
of the filter. Since low noise amplifiers typically have large band-
widths associated with them, the differential stages are followed by
low pass amplifiers to reduce the noise bandwidth without affecting
the signal bandwidth. The low pass amplifiers are followed by a series
of S/H circuits. The ^l channel has an additional S/H to bring that
channel into synchronism with the 
^3 channel. The S/H stages also
function to remove the residual common mode signal. This signal would
appear at the output of the S/H chain as a do offset if no do compensa-
tion were employed. However, to remain calibrated at the output a do
stabilization loop has been included to maintain the average output
near zero volts. A null adjustment is available in each output channel
to achieve this condition. The negative feedback is very effective in
removing and stabilizing the do component before digital conversion
and allows the output channels to operate over a full dynamic range of
¢ 10 volts.
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The output of each S/H chain is digitized to 12 bits by an analog
to digital converter (ADC). The 12 bits allow a dynamic range of 41 dB
with a resolution of + 0.5 dB at the lower end of the dynamic range based
on a single record.* The output of the ADC appears as complementary
offset binary but is converted to 2's complement by inverting the lower
11 bits (see Figure 6.5).
6.3 The Detection and Accumulation Unit
The digitized output D03 and DO1, except for a post chirp phase
factor, represent the real and imaginary parts of the DFT of the complex
valued input signal. To convert these to a PSD, the real and imaginary
parts must be squared and repeated estimates of the same spectral line
averaged. These operations are equivalent to square law detection and
accumulation of each spectral line. Within the PSD estimation subsystem,
detection and accumulation are accomplished digitally in a manner
illustrated by the block diagram of Figure 6.5,
The real and imaginary parts are squared with 12 bit multipliers
to yield a 23 bit result. The squares are summed and passed into an
accumulation loop. At the beginning of an accumulation cycle, previously
accumulated results are withdrawn from memory, ANDed with zeros, and added
to new spectral estimates. The ANDing operation results in adding zeros
to the first of spectral estimates and therefore initializes the accumula-
tion cycle. The results of the addition are latched in a 32 bit write
register, routed through a read/write switch and stored sequentially in
*Note the total dynamic range is 66 dB; however, at low signal
levels the experimenter cannot resolve + 0.5 dB over this range.
However, some of this larger range is required for signal fluctuations.
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memory. The next sample to be updated is then withdrawn from memory,
directed through the read/write switch into the read latch. The output
of the latch is ANDed with zeros until the initialization cycle has been
completed.
When additional sub-records are to be accumulated beyond the initial
sub-record, the sequence of operations remains the same; however, the
previous spectral estimate is ANDed with ones instead of zeros and then
added to the new spectral estimate. This operation continues until the
desired number of sub-records have been accumulated. The accumulation
loop will permit accumulations up to 32 bits. For a homogeneous target
this corresponds to averaging up to 256 sub-records.
When the accumulation over the entire record has been completed, the
contents of the 2xl6x512 memory are unloaded sequentially under request
by the DMA controller. The words from memory are transferred through the
read/write switch to the read channel. Byte selection signals OAO and
0A1 decompose the word into sequential bytes, which are then latched into
the DMA buffer whenever the data bus is not busy.
The sequence of operations for the detection/accumulation processor
may be best understood from the timing diagram of Figure 6.6. During
the 64 state cylce, the next spectral estimate is sampled when T/H goes
low. An A to D conversion is initiated on the negative transition of the
START CONVERT command. The digital sample is loaded into input register
of a multiplier by the Command LDIR. The product is loaded into the
output register of the multiplier by LDOR. DIEN directs the contents of
memory location A into the read loop. The word is latched by RLAT so as
74
k'X
yYx-
ry
H
Z
Z
O
f1
J
OUUQ
D
Q
OH
F-UW
F-
W
d
W
F-
O
Li
CD
D
V3a
r-^
F-
W
2
r F-
19
^
^-. OW
^W ^
LLJ
Ix
J
CIO
Q
N
 W
¢ C O^ D
F-
F- U F-
~
F-
OU O Q J Z O
F- p
ce Q GC 0 M
W Yd'
C— O O ^3 ^ Q F- ^ Z FQ-
cp
I^n	 to ^ ° \
^ ^
3 Q W
cm
3 .. ^yam
n
75
ur	 .r:
to permit ANDing with zeros or ones. The accumulation is performed
between RLAT and WLAT and the result is latched by WLAT. The read/write
switch is directed to write when DIEN goes low. The memory output
function is disabled by OD and a write occurs when R/W goes low.
6.4 The Processor Controller Subsystem
The processor controller subsystem is shown in figure 6.7. The
subsystem can be further divided into a PSD controller and a DMA con-
troller. The PSD controller provides all of the timing and control sig-
nals for the analog chirp Z-transform circuit and -the digital accumula-
tion circuit. The DMA controller provides for rapid transfer of the
PSD data from the digital accumulator memory to the main processor memory.
Detailed descriptions of the operation of the PSD and DMA controller are
presented in the following sections.
6.4.1 The PSD Controller
The PSD controller network performs two interrelated functions. The
network generates a set of timing and control waveforms for the analog
CZT board and a set of timing and control signals for the digital accumu-
lation board. The PSD controller is implemented as a 64 state subsystem
that is driven by the signal CCLK, the microprocessor system clock.
The CCLK signal is divided by 16 to provide a signal called MCLK.
The frequency of MCLK is 576 KHz which provides a minimum state time
interval 1.74 us. MCLK increments a 6 bit counter whose outputs provide
addre! ng for the 64 state controller read only memory (ROM). There are
16 state control) signals generated by the controller ROM.
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The state control signals are buffered by a data latch which is
driven by MCLK. Buffering is provided to eliminate transition noise from
the ROM outputs and to assure that all signal transitions are in exact
time coincidence. Of the 16 state control signals, 6 are clock signals
which operate the CCD transversal filter, 9 are required for A/D conver-
sion, squaring, and digital accumulation, and one, CZT CLK, is utilized
by both analog and digital circuits.
The 6 analog control signals are identified in Figure 6.8 as TICL-
T4CL, TIR and T3R. These signals are supplied to the CZT board, which
in turn, generates the signals ^1 - ^4' ^Rl and ^ U as described in sec-
tion 6.2. The signal CZT CLK increments a 9 bit chirp ROM address counter.
The resulting address signals, RAO - RA8, select the appropriate chirp
waveform values to be multiplied with the sampled input signals as the
first step in performing the discrete Fourier transform.
The digital control signals are also shown in Figure 6.8. The
'timing relationship for the signals are depicted in Figure 6.6. With
the exception of S/H, the digital control signals are shown to be gated
off during the DMA transfer operation.
There are 9 address lines required to address the digital accumula-
tion network memory. These address lines are also generated as the output
lines of a 9 bit counter as depicted in figure 6.8. The accumulator
address memory counter is increment by one of two possible clocking signals.
During data sampling and accumulation the memory address counters are
clocked in synchronism with the CZT filter by the gated CZT CLK signal.
During the data transfer operation the address counter is clocked at a
much more rapid rate as determined by the signal INCP.
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During DMA only a single 8 bit byte can be transferred at a time so
that each 32 bit data word must be transferred as four 8 bit data bytes.
To identify the appropriate byte within each data word, two additional
address, or byte select, lines are required. The byte select lines
change with each cycle of INCP, whereas INCP must be divided by tour to
provide the clock signal drive for the memory address counter.
The transfer of the control of the accumulator memory and address
counter is implemented by means of a record counter followed by two flip
u	 flops. These circuits generate an interrupt signal, INT 1, that signals
the end of a data accumulation cycle and that the DMA operation may begin.
To begin an accumulation cycle, an OUT instruction from the micro-
process preloads a counter with the number of records that are to be
added together or averaged. Upon the LOADN command the accumulation
process begins. Each rising edge of the most significant bit of the
address memory counter, A8, decrements the record counter. When the count
equals zero, the next rising edge of A8 causes the counter to generate
a "borrow" signal. The borrow signal in turn sets the DMA request flip
flop which the processor observes as an interrupt. The processor services
the interrupt by means of an OUT instruction to address 09. The signal
generated by the OUT instruction is called DMA. This signal activates
the DMA operation.
6.4.2 The DMA Controller
The functions of the DMA Controller are to acquire control of the
microprocessor multibus, transfer the accumulated PSD data to the proces-
sor main memory and return control of the multibus to the microprocessor.
a
G	 80
Gaining and relinquishing control of the microprocessor multibus is
accomplished by the circuit shown in Figure 6.9. The processor responds
t interrupt with the signal DMA. This action causes theto a DMA reques
"bus priority in" signal BPRN to go high. BPRN prevents the microprocessor
CPU from accessing the multibus during the data transfer operation.
In order for the DMA controller to transfer the data, the CPU must
first relinquish control of the bus. This event is signaled to the DMA
controller by allowing the open collector signal Bfi1SY to go high. The
DMA controller seizes control of the bus with the rising edge of BUSY,
and indicates its control by asserting BUSY back low. At the conclusion
of the DMA transfer, the signal labeled DMA COMPLETE initiates action by
the controller to return control of the multibus to the CPU.
In addition to initiating bus control transfer, the signal DMA in-
hibits the accumulation control signals to the digital accumulator board
and forces the signal, OD' GATE, low., OD GATE controls the digital accumula-
tor memory data bus multiplexor such that data may be read from the accumula-
tor memory and it also provides a means for synchronizing the accumulation
cycle with the start of the chirp filter cycle whenever a new block of data
is to be taken.
Once control of the multibus is established, the circuits in Figures
6.10 and 6.11 provide for the actual data transfer. The circuit in Figure
6.10 is driven by the computer clock signal CCLK. During a DMA transfer
cycle BPRN is high and the Q output of the transfer inhibit flip flop is
also high. Under these conditions the clock signal, CCLK, propagates
through the three input AND gate, is divided by 8, and subsequently clocks
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Ya D and J-K flip flop, both connected in a toggle mode. The D flip
flop toggles on a rising edge of the divided clock signal whereas the
J-K flip flop toggles on the falling edge.
The divide by 8 circuit first generates a falling edge clock signal
so that the J-K flip flop toggles before the D flip flop. The Q output
of the J-K flip flop is designated as the signal INCP. INCP increments
the byte select segment of the accumulator memory address register, and
on every fourth transition, increments the memory address.
After the proper memory address is provided, the D flip flop is
toggled and a WRITE control signal is generated which commands the
processor memory to store the PSD data present on the data bus at the
memory location specified in the DMA controller address register. The
complement of WRITE clocks the transfer inhibit flip flop to prevent
the CCLK signal from incrementing to the next accumulator memory loca-
tion until the write operation has been acknowledged by the microproces-
sor main memory controller.
The memory controller acknowledges the data transfer via the signal
BXACK. Upon receiving the transfer acknowledge the controller is again
activated and the process continues until all 512 PSD samples are trans-
ferred. When the last sample is transferred, the signal DMA COMPLETE is
generated and the DMA controller releases control of the multibus and is
ready to begin a new DMA transfer cycle when a new record of data is
received.
The circus* shown in Figure 6.11 provides main memory addressing
during the DMA operation. Two 8 bit data latches accept the upper and
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lower bytes of the 16 bit address of the des •i'nation memory locations
for the first PSD data byte. The address held in the data latches is
fully software selectable.
The output of the data latches serve to preload a memory address
counter which is incremented by the signal INCP. The counter outputs
are buffered and placed onto the multibus when the signal TBUSY goes
low.
6.5 The Test and Evaluation of the PSD Estimation Subsystem
6.5.1 Test System
The PSD estimation subsystem was constructed, debugged and then
evaluated. The schematic diagrams reflect the design revision identi-
fied in the debugging process. The subsystem was evaluated using a
test configuration shown in Figure 6.12. The PSD estimation subsystem
was installed in and powered from the INTEL SBC-660 system chassis.
Also included in the chassis was an INTEL SBC-80/20 single board computer
and a SBC-116 combination memory and I/O board.
As implied by the diagram of Figure 6.12 the micro-computer permit-
ted communication with the PSD, estimation subsystem and other peripheral
elements. An operating system was developed for the 80/20 microprocessor
to permit interaction with 1) the Silent 700 terminal to include tape
playback and record, 2) the PSD estimation subsystem and 3) the TI
980A computer. Controlling software was developed and recorded on
cassette tape. The Silent 700 terminal was employed to command the
system operation and to enter the appropriate controlling software
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Pr
from tape. The software permitted interactive control from the Silent
700 and provided sufficient flexibility to display spectral data in
hexidecimal on the local Silent 700 terminal or to transmit it to a
remote TI 980A Computer for conversion to floating point and graphical
display.
Various signals were injected into the test system to document the
following parameters:
1) dynamic range
2) power linearity
3) frequency envelope
4) fore and aft signal separation
Other test results of interest were also generated. Prior to each
sequence of test runs the CZT filtering unit was aligned in accord with
the procedure outlined in Appendix C.
6.5.2 Test and other Illustrated Results
To test for the dynamic range and linearity of the PSD estimation
system, a 2000 Hz tone was injected into the x channel with the input to
the y channel grounded. The amplitude of the tone was varied over a 45
dB dynamic range. At each amplitude, 9 records were filtered, accumulated
and displayed on the VERSATEC printer. Typical spectral plots for two
different input amplitudes are illustrated in Figures 6.13 and 6.14.
The peak spectial amplitudes were correlated eolith the input voltage
represented in dB to demonstrate both the dynamic range and linearity
of the subsystem. The result is shown in Figure 6.15. From this graph
it is apparent that the subsystem exhibits a linear input power - out-
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put power relationship over a 45 dB dynamic range. Since the noise floor
is more than 10 dB beneath the peak spectial line for an input of -30 dB
(see Figure 6.14), the actual dynamic range is somewhat greater than 50
dB with linearity undoubtedly occurring over this entire range.
The actual frequency respunse of a single Doppler filter (one of
512 ;arallel filters) was not measured because of the difficulty in
maintaining a known frequency difference between the source and the
Doppler filter center frequency. Visual experience from oscilloscope
traces has, however, demonstrated that the unweighted RETICON filter
has a sin X/X like response since avhen the source frequency matches a
filter center frequency the side lobes essentially disappear. Similarly,
where the Hanning weighted RETICON filter is employed, the first side
lobes are 6 dB down when source and filter frequencies are aligned. The
filter response envelope of the unweighted filter can be inferred approxi-
mately from the test data taken in the dynamic range and linearity test.
Since the source and filter center frequency were misaligned, the adjacent
spectial data represents the approximate response envelope of a single
filter. The actual response will be within a few dB of that actually
observed. The results of this test are illustrated in Figure 6.16. The
graph represents a high resolution look of spectial lines of the type
shown in Figures 6.13 and 6.14.
Since the NASA fan beam scatterometers illuminate the fore and
aft track sectors (see Figure 3.1), both up and down Doppler spectra
appear in the return. A well designed Doppler discrimination system must
separate the fore and aft spectial data to assure isolation between
92
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returns representing two azimuthal aspects of the distributive target.
Test were conducted to determine whether the quadrature processing tech-
nique employed here exhibits sufficient isolation between fore and aft
spectra. The isolation is largely a matter of properly balancing the
gains in the quadrature channels.
To demonstrate the fore/aft isolation character of the CZT filter-
ing unit, quadrature square wave signals were injected into the x and y
input channels and the spectral information averaged over several accumu-
lation cycles. As demonstrated in Appendix B, the spectrum of x+jy
should be unsymmetrical with the 1st, 5th, 9th, etc. harmonics appearing
on one side and the 3rd, 7th, 11th, etc. harmonics appearing on the
opposite side of dc. The results of the these tests are illustrated by
the graph of Figures 6.17 and 6.18 for the unweighted and Hanning weighted
CCD filters, respectively. It is important to note that the spectra
appear differently in the graphs for the two filters since their trans-
versal taps are ordered differently. The do spectral line for the un-
weighted filter appears on the left (it is actually displaced two bins to
the right because of the delay injected by the S/H amplifiers); on the
other hand the do spectral line appears in the center bin (256) for the
weighted filter (again actually 258 for the same reason). The fore/aft
isolation may be inferred by comparing the amplitude of the 1st harmonic
with the location in the negative spectrum whe ,e it would have occurred
if it were a double sided spectrum. An examination of Figure 6.17 shows
that the weighted CCD filter rejected the first harmonic in the negative
portion of the spectrum (the righthand side) by more than 30 dB. Since
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the image of the first harmonic is not apparent on the righthand side,
the amplitude of the test signal should have been increased to identify
the actual isolation. But nevertheless 30 dB or more represents more
than adequate isolation. An examination of the same spectrum produced
by the weighted filter shows more than 25 dB isolation ►,cinder the same
input conditions. This result was anticipated since the gain through
the weighted filter is 3 dB less than the unweighted.
Other test data were also generated to characterize the performance
of the CZT filter unit on noisy signals. The graphs of Figures 6.19
through 6.21 represent PSD estimates of colored noise as generated by
bandpass filtering broadband noise. Figures 6.19 and 6.20 show the
affects of averaging 1 and 16 re;ords, respectively, using the unweight-
ed filter.	 Figure 6.21 represents a 16 record average through the
weighted filter. Finally, the spectrum of actual C band scatterometer
data was generated using the quadrature filtering technique. The result
is shown in Figure 6.22. The 3000 Hz (approx.) calibration/polarization
tone appears in the fore spectrum as it should. It is also noted that
the aft and fore spectra are unsymmetric since the beam is primarily
directed aft.
6.5.3 Discussion of Abberations in the Test Results
From this sequence of illustrations and actual experience several
problems were identified in the PSD estimation system; however, all of the
problems appear solvable by proper adjustments to the design, improving
circuit fabrication practices for the analog board and reducing the
background noise in the laboratory and its equipment. Identification
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and discussions if these problems are treated in the following paragraphs.
An examination of the graph of Figure 6.19 suggests that the quantum
jumps in the spectra between the major noise lobes is not .associated with
the CCD device or the input noise, These constant amplitude jumps may be
attributable to a high noise environment for the A/D converter induced by
using wire wrapping techniques in a high density digital circuit. The
problem is thought to be a major contribution to the high noise floor
level in all of the spectral illustrations produced by averaging several
records. It is suspected that these quantum jumps may be eliminated by
mounting the A/D converter on doubly clad circuit board to shield its
terminals from the digital and laboratory noise.
An examination of Figure 6..23 shows a spurious spectral response on
the right of the 2000 Hz line. The source of the spurious response is
unknown, but it is known to occur where high amplitude signals, not exceed-
ing the dynamic range of the CCD device, are injected into the filtering
unit. The spurious response primarily occurs on the positive frequency
side of the spectrum and seldom occurs over the negative frequency spec-
trum. This property is thought to induce the lack of symmetry in the
positive and negative spectrums of Figures 6.20 and; 6.21. The fact
that it primarily occurs over the positive frequencies and not the
negative frequencies strongly suggests that the problem is solvable.
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7.0 THE MICRO-PROCESSING SUBSYSTEM AND INTERFACING UNITS
7.1 Microprocessor
7.1.1 Multibus System Description
The signal processing system consists of the following interconnect-
ed units:
1) Front panel and operator interface
2) Aircraft interface
3) Output interface
4) CZT filtering unit
5) PSD and DMA controller unit
6) Detection and accumulation unit
7) CPU
8) Memory
It is widely accepted that the most efficient way of establishing
the necessary communication paths between these units is through the
use of a system interconnection bus [8)•
The Intel Multibus was selected for this application because of its
industry-wide support and its flexibility. The Multibus includes the
following signal lines:
16 address lines
16 bi-directional data lines
8 multi-level interrupt lines
h
The address and data lines are driven by three-state devices, while
the interrupt and some other control lines are open-collector driven.
Modules using the Multibus have a master-slave relationship. A
bus master can command the bus, while bus slaves cannot. The CPU is a
bus master in this application, while the memory is a bus slave. The
Multibus is expandable to a maximum of 16 masters.
The system also'has a DMA controller which acts as a bus master.
Bus arbitration results when the DMA controller requests use of the bus
while the CPU controls it. The bus clock, derived from the CPU, provides
a synchronous reference for the resolution of bus arbitration. The
Multibus provides for a maximum data transfer rate of 5MByte/second.
System use of the multibus is found in Section 6.4 and in vendor's
literature describing the CPU and the memory [9].
7.1.2 System Components
7.1.2.1
	 CPU
Early in this contract the 8080 family of microcomputer was selected
as the unit best suited for this application [10]. It was recommended
that the CPU, memory and available I/O be purchased rather than constructed
to take advantage of vendor reliability and maintenance support. Since the
Intel SBC-80/20 was introduced in 1976
,
other vendors, including
Christian Industries, National Semiconductor, Monolithic Systems, Ad-
vanced Micro-Computers, MuPro, and even Intel (with their SBC-80/30)
have introduced advanced products to dramatically extend the capabilities
of the well designed Multibus system. For example, Advanced Micro Com-
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puters has introduced their Multibus compatible AMC 95/4000. Both the
SBC-80/20 and the 95/4000 fulfill system requirements for 8080 compatibil-
ity, on board RAM and EPROM, and programmable interrupt structure (see
Figure 7.1). But the 95/4000 has two features which make it uniquely
superior to the 80/20.
The first is processor speed. The 95/4000 comes in two versions,
the faster of which contains a 4 MHz 8080. This means that the 95/4000
can execute instructions twice as fast as the SBC-80/20. The second
superior feature of the 95/4000 is its on-board Am9511 Arithmetic Process-
ing Unit. It allows for the evaluation of ordinary and transcendental
mathematical functions up to 100 times faster than software [11].
The advantages of the 95/4000 over the 80/20 may be quantified by
examining the effect of the faster processor speed and arithmetic processor
on program execution speed and memory requirements.
Program execution time is divided between mathematical software and
control software. Based on an analysis of the 13.3 GHz scatterometer
processor software, which is assumed to be similar to that of the proposed
C- and L-band processors, it was found that the processor spends about
93% of its time doing mathematical software and only 7% doing control
functions. If T is the total execution time for the program this may
be written as
T = 0.93T + 0.07T
	
(7.1)
where 0.93T is the time due to the execution of the mathematical software
and 0.07T is the time due to control functions. If these times could
106
80/20	 95/4000
Word size 8 bits 8 bits
On board RAM 2K bytes 2K bytes
On board EPROM 0/8K bytes 0/12K bytes
Addressable memory 64K bytes 64K bytes
Clock frequency 2 MHz 2/4 MHz
I/O parallel 48 lines 48 lines
I/,O serial 1 RS-2320 1 RS-232C and 1 TTY
Arithmetic capability No* Yes
DMA capability No** Yes
Priority interrupt Yes Yes
*available with the addition of the SBC-310
**available with the addition of the SBC-501
1
FIGURE 7.1 COMPARISON OF SBC-80/20 and AMC 95/4000
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be decreased independently by a and 0, respectively, then the new exe-
cution time is
TNEW = 0.93aT + 0.070T
	
(7.2)
where a _ time to do math at increased speed
time to do math software without increased speed
and
0 = time to do control software at increased speed
time to do control software without increased speed.
Using the 95/4000, a = 0.109 and 0 = 0.667 (see section 7.1.2.2). As
a result, the new execution speed is
TNEW = (0.93)(0.109)T + (0.07) (0.667)T = 0.148T	 (7.3)
New.execution time is seen to be 85% less than the old. This means an
increase in execution speed by a factor of almost 7. Concern has been
expressed that the 4 MHz 95/4000 would be difficult to use with a micro-
processor development system due to its increased clock rate. If we
use the 2 MHz 95/4000, then 0 = 1.0 and a remains at 0.109. The impact
on execution speed of using the 2 MHz 95/4000 is then
TNEW = (0.93) (0.109)T + (0.07)(1.0)T = 0.171T
	 (7.4)
This corresponds to a decrease in execution time of 83% or an increase
in execution speed by a factor of almost 6. The conclusion is that
even with a "slow" 95/4000, execution speed is increased by almost 600%
due to the large increase in speed of the mathematical functions.
108
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Similarly, memory usage may be divided between that used to store
the mathematical software and that used to store the control software
and data. For the 13.3 GNz processor, this may be written as
M = 0.678M + 0.322M
	
(7.5)
where 0.678M is storage for non-mathematical software and 0.322M is
memory for the mathematical subroutines. The only portion which we of
a 95/4000 would decrease is the mathematical routines. The new equation
is
MNEW = 0.678M + 0.322yM
	
(7.6)
where y = memory required for math routines without 95/4000
memory required for math routines with 95/4000
The analysis show that y can be as small as 0.116. Thus, the new memory
requirement is
MNEW = 0.678M + (0.322)(0.116)M = 0.715M
The use of the 95/4000 decreases memory requirements by 28.5%. The
conclusion is that the arithmetic processor makes a significant differ-
ence in both execution speed and memory requirement.
When the above analysis are considered, it is concluded that
because the arithmetic processor offers such a significant advantage,
it would enhance the capabilities of any Multibus compatible processor
module. In view of the experience gained with the SBC-80/20 and of the
relative costs ($1430 for the 80/20 plus the AMC 95/6011 APU versus
109
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$1390 for the 2 MNz 95/4000) it was decided that the purchase of the
95/6011 APU and the SBC-80/20 would best satisfy present and anticipated
system requirements.
A complete description of the Intel SBC-80/20 and the AMC 95/6011
is found in the vendor's literature for each part.
7.1.2.2 Memory
The software system required 50K bytes of RAM and 14K bytes of EPROM
for its operation. Since the 80/20 provides 2K bytes of RAM and sockets
for up to 4K of EPROM, an addition of 48K bytes of RAM and sockets for
10K of EPROM is required. Intel provides 48K of Multibus compatible RAM
with their SBC-416. The memory map of the processing system as imple-
mented is shown in Figure 7.2. A complete description of the SBC-048
memory is found in the vendor's literature.
7.1.2.3 Front Panel and Operator Interface
The front panel is interfaced as an I/O device to the microprocessor
subsystem. It is wire-wrapped and therefore requires two card slots.
Its design and operation are described in section 7.2.
7.1.2.4 Aircraft Interface
The interface to the aircraft NERDAS computer is constructed on a
wire-wrapped card and requires two slots. It is fully described in
section 7.3.
7.1.2.5 Output Interface
The interface to the aircraft Bi ^-L tape recorder is constructed on a
wire-wrapped card and requires two slots. It is documented in section 7.4.
110
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4Address	 Location
0000	 EPROM on SBC-80/20
OFFF
1000
EPROM on SBC-416
37FF
3800
RAM on SBC-80/20
3FFF
4000
RAM on SBC-048
FFFF
FIGURE 7.2 SYSTEM MEMORY ORGANIZATION
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7.1.2,6 PSD Estimation Sub-system
The P$D Estimation Sub-system is constructed on three wire-wrapped
circuit cards and requires six slots. It is described in section 6.4.
7.1.3 System Chassis and Power Requirements
7.1.3.1 System Chassis
The system as described above requires 13 card slots. The MDS-800
chassis from Intel was first considered as a potential system chassis.
However, although the MDS-800 has enough slots to contain the single-
polarization development system, a dual-polarization system would require
more than 16 slots. Thus, a MDS-800 system is not upward compatible.
To satisfy potential system expansion requirements, an expandable chassis
consisting of intially one SBC-604 and three SBC-614's (all from Intel)
provides 16 slots of chassis space, expandable to 20 by the addition of
a single additional SBC-614. A tentative card slot arrangement is given
in Figure 7.3. Information on the SBC-604 and -614 is found in the
vendor's literature.
7.1.3.2 System Power
The system power requirement is given in Figure 7.4 and is satisfied
through the use of properly sized fixed voltage power supplies. However,
greater flexibility allowing the adjustment of av,?log voltages to minimize
noise is provided if the supplies for items (4) and (5) are made variable.
Connection of the power supplies to the system bus is as follows:
112
r, - W-4-
4
Front Panel
Aircraft Interface
CZT Filtering Unit
PSD and DMA Controllers
t	 Detection and Accumulation Unit
L
CPU
RAM
EPROM
Spares
^r
FIGURE 7.3 CARD SLOT ASSIGNMENT
It
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FIGURE 7.4 POWER REQUIREMENTS
Voltage Current Requirement
+5 <30 A	 1
-5 200 mA
+12 360 mA
-12 25 mA
+16 350 mA
-16 200 mA
+20 25 mA
*Note: 30A is rated output of power supply; actual
requirement is less than 30A.
x
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Multibus Pin
	 Definition
3, 4, 5, 6, 81, 82, 83, 84
	 +5
	
7, 8	 +12
	
79, 80	 -12
28	 +16
30	 -16
34	 +20
1, 2, 11, 12, 27, 29, 32, 75, 76, 85, 86 GND
7.2 Front Panel and Operator Interface
7.2.1 Design
The contract requires an integral front panel allowing the operator
to over-ride NERDAS aircraft parameters in the event of aircraft equip-
ment failure during a mission. A design meeting this requirement is
shown in Figure 7.5. The central part of the design is two Matrox
MTX-Al programmable keyboard/display controller chips [12], The front
panel (Figure 7.6) contains a 16 key keyboard for the entry of over-ride
data and 4 keys for control of machine state (see section 8). The top
11 display positions are for displaying the over-ridden parameters and
their values. Over each of the bottom nine displays is a legend. The
four on the left show an '*' when the calibrate signal is absent, when
the system's data buffer is filled, or when the integ .ration time is
inadequate. On the right most five displays, a blank is displayed if
a parameter is not over-ridden; otherwise, an '*' is displayed under
the legend corresponding to the over-ridden parameter. Complete parts
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lists, vendors, and scnematics are given in the appendices. The design
is otherwise self-explanatory.
7.2.2 Overview of Usage
The following addresses are used by the microprocessor for control
of the CZT hardware and the front panel display.
Address (hex)
	
Function
08	 LOADN/
09	 DMA/
OA	 LOADLSB/
OB	 LOADMSB/
OC	 DISPIA/
OD	 DISPIB/
OE	 DISP2A/
OF	 DISP2B/
These functions are described below in terms of their affect on the hard-
ware. A later section details the software operation.
DISPIA/ references the first of the two Matrox MTX-A1 keyboard/
display controllers. Data may be written to positions 1-6 of the top
display and positions 1-9 of the bottom display (see Figure 7.6)
with an OUT instruction or read from the keyboard with an IN instruction.
A read from DISPIA/ is used to load the contents of the status register
of the first MTX-Al into the microprocessor accumulator.
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DISP2A/ references the second MTX-A1. Data may be written to
positions 7-11 of the top display using an OUT instruction. An IN
instruction from this address produces unpredictable results.
DISP2B/ is used to load the contents of the status register of the
second MTX-A1 into the microprocessor accumulator.
The operation of the panel has been optimized for user convenience.
Suppose that the NERDAS altitude was to be over-ridden. The desired
numeric value is entered via the keyboard, ENTER is pressed, and the
alternate function of the 8 key is selected for ALTITUDE. The DISP
function allows the operator to display the over-ride value for a partic-
ular parameter which has been over-ridden. The functions of the CLEAR,
RUN, HALT, and RESET keys, as ,,:11 as further details of front panel
operation, are available in Section 8.
7.3 Aircraft Interface
The aircraft interface module provides the capability to extract
the aircraft flight narameter data that is required for Q° computation
from the NERDAS gi-O L bit stream. There are three basic functions
required in the data extraction operation. The first step is to gener-
ate a phase reference and master clock signal.from the NERDAS data
signal.. This operation is accomplished by applying the input signal
to a full wave rectifier to remove the encoded phase information. The
resulting signal serves as the input to a phase locked loop (PLL) cir-
cuit which provides a stable phase reference signal at.the precise
frequency of the input signal.
The second step in the data extraction operation is to decode the
incoming data stream. This decoding operation consists of detecting the
encoded pattern of ones and zeros from the Bi-O L signal and generating
a corresponding TTL level data sequence. The TTL sequence is continual-
ly examined to identify the presence of a 12 bit sync pattern that
signifies the beginning of a frame of aircraft flight parameter data.
When the beginning of a data frame is detected the serial bit pattern is
synchronously accepted by one of the serial interface ports of the SBC
80/20 microprocessor. The port converts the serial data to 8 bit
parallel data such that each data byte corresponds to two 4 bit NERDAS
BCD digits. The data are stored directly in the processor memory and
are immediately available for use in the a' computation.
By using one of the serial interface ports of the SBC 80/20 the
design of the NERDAS interface is considerably simplified in terms of
both hardware and software. The acquisition of NERDAS data is fully
controlled by software and data transfer occurs only when expressly
requested by the o° computational algorithm.
7.4 The Bi-^ L Interface
The output interface of the real-time scatterometer processor is
a 100 KHz Bi-^ L serial data channel which will be recorded on a 14
track analog magnetic tape unit. The output interface is very similar
to that employed in the 13.3 GHz real-time processor [1 ].
The Bi-c L output frame consists of 256 4-bit data words. The
first three of these words are frame SYNC words. Following the frame
120
SYNC words is a frame identifier word which indicates the type of data
contained in the remainder of 'the frame. A data frame may either
contain calculated radar cross section data or it may be a fill frame
which consists of alternating 1's and 0's.
Figure 7.7 is a block diagram of the Bi-¢ L output interface.
Three 8212 data latches contain the SYNC and frame identifier words
which form the beginning of each data frame. Control logic is provided
to select the proper frame identifier word at the beginning of each
output frame.
A universal synchronous receiver transmitter (USRT) performs the
parallel to serial conversion required by the Bi-^ L generator. A bit
counter is provided to signal that 256 words have been transmitted and
that a new frame must begin.
Transfer of the a° data from the CPU to the Bi-^ L interface is
made via the SBC-80 parallel interface port.
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8.0 SYSTEM SOFTWARE
8.1 Design Rationale
The overall software system is designed around two major functions;
i.e., 1) system operation and control, and 2) the scattering coefficient
calculations. The first, system control, constitutes performance of those
software functions related to the "HALT" and "RESET" modes. This soft-
ware handles all operator interactions needed to specify conditions under
which the system will "RUN". Specifically, this means identifying air-
craft data values to be over-ridden, if any, and what override values to
use.
While in the "RESET" mode the software system will accept from the
operator those specific over-ride values of the aircraft data system
(NERDAS) to be used in the sigma-zero calculations. It will also display
current contents of these over-ride values.
Minimum operator interaction has been the over-all guiding criterion
in the software design. For example, if NERDAS data does not need to be
over-ridden the operator needs only to "RESET" the system, select the
appropriate Receiver Polarization, and press"'RUN". The software system
will perform all other required functions necessary to generate the out-
put data frames.
In discussing the software functions for scattering coefficient
calculations it is appropriate to first review the system geometric
concepts.
123
•',fix
.....sai_. 1.Y1+, 
°^rC6	 -. X.R.+. •.fY.yy^	 ..	 •_
r .«
a
8.1.1 System Geometry and Correction Factors
The basic objective of the micro-processor software is to calculate,
repeatedly, the estimated radar scattering coefficient, cl°, using timing
and position data input from the aircraft data system-and radar transmit/
receive power information from the chirp Z-transform hardware. This is
done by implementing the radar equation in its general forni
Qo = 470 3 R l g Jf
	
PR	 (8.1)X?	 A	 K	 G 
r 
G 
t
where R = range to the target ground cell
A = area of the target ground cell
Z(f) = receiver roll-off filter correction
PR = receiver/transmiiter power ratio
K = system constants; e.g., ferite modulator, cable loss, etc.
GrGt
 = antenna receive/transmit gain correction.
Several types of algorithms are available for performing the estimate
defined in Equation 8.1, each differing generally in the way that the
value of A, ground cell area, is defined. This system uses the Constant
Angular Resolution ground cell as discussed in Section 4.3. As
the name implies, this type of resolution provides for a ground cell in
which the angle AA Di , Figure 8.1, remains constant with viewing angle;
i.e., AeDi - AODi+1' In this type of resolution cell the initial value
of AON
 would normally be selected such that the first cell length near
nadir, L l , Figure 8.1, is the minimum resolution required. Since L i and
6Li are related by
L i
 = Hftan(e	 + 
A 
D )-tan(6Di 	
oe2i)}
	 (8.2)
w
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FIGURE 8.1 CONSTANT ANGULAR RESOLUTION CELLS
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4the L i are specified for each 0 D selected. The integration time would
be the same for all 0di ; specifically,
TI = L
2V	
(8.3)
The desired bandwidth for angle D pi is given by
Bd i = (2V L
i 
Cos 
30Di)/AH	 (8.4)
where V = aircraft ground speed vector,
L i = instantaneous length of cell i, along ground track vector,
6 
D = viewing angle, referenced to ground track vector,
A = transmitter wave-length, and
H = aircraft altitude.
The desired doppler center frequency for angle 6 D is given by
fdc i = (2 V sinOp i )/x	 (8.5)
Note that 0 
D 
is the viewing angle referenced to the ground track line;
i.e., the intersection of fdc i
 with the X-axis in Figure 8.2. Thus to
evaluate Bc and fdc i
 the value of epi must be first calculated. For a
given look-angle, 0 Di , the values of XLi and YLi may be derived using the
following coordinate transformations:
X" B
Y" _	 0	 (8.6)
Z I!ji-A
where A = H/cosh,, B = V = X' = (r L2 -(Y') 2 )/ , Y' = -Htan ^ and
rL = Z' tan 0Li.
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The two vectors
X 	 1	 0	 0	 V, 	 0
Y' =	 0 cosy sink,	 Y"	 + 0	 (8.7a)
Z' 0 -s i n^ cosh,	 Z"	 H
i
and
X
Y
Z
give the expr
XLi
	
cosh -sino 0	 X'
sino	 coso 0	 Y'	 (8.7b)
0	 0	 1	 Z'
essions
_ (-H/cosh,) tan 61 
Li cosh + H tan	 sino	 (8.8)
Y 
U = (-H/cosh,) tan 0' 
Li sink-H tan ^ cosh	 (8.9)
where tan 6' Li = -(tan2e
Li - tan 2,)^_2cos^, 	 (8.10)
so that e Di = Tan -l (X
Li2 /(H 2 + Y i 2 ) )z .	 (8.11)
Notice in Equation 8.10 that when the roll angle exceeds the viewing
angle, (^ > e Li ), the expression becomes indeterminate. Therefore,
care must be taken when computing tan 61 
Li' or the machine results will
be unpredictable.
Because of this interaction between e Li and ^, minimum values are
imposed upon the values of eDi and eLi . The minimum Doppler angle,
6 
Dmin' may be derived by considering that the minimum allowable doppler
center frequency, fdcmin' is BW/2; i.e., half the bandwidth of the
viewing angle nearest nadir. Equating the two expressions (for the
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near nadir case)
L1Vcos 3eDmin
BWi/2=	
NH
and
2VsineDmin
fdc
min ^	 a
(8.11a)
(8.11b)
gives the expression
tan g > L 1 cos 2e
Dmin — 2H 	Dmin	 (8.11c)
The solution for ebmin' of course, depends on the parameter L l	For
example, at H = 457.8 meters and L = 20 meters @Dmin —1.250.
Using rationale similar to the above, the minimum allowable viewing
angle may also be derived. First, note in Figure 2 that geometric
consideration indicate that whenever fdc > BW/2 then X > L/2. Using
vector expressions for the coordinate system in Figure 8.2 the value of
X is given by
X = X'cos^-Y'sin^
Substituting for V and Y' gives
tan6'^ > sink tangy - X coss '
but at 
ALmin' X = L/2 and, using Equation 8.10,
tang e
Lmi n = K
? + tan 2^,
(8.11d)
(8.11e)
(8.11f)
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where
K = -tangy, tangy + (2H) (s 2 )	 (8.11g)
As in Equation (8.11c), the solution depends on the parameter L/2H.
Analysis of the function in Equation (8.11f) indicates that if roll
and drift are bounded by -10° < ^ < 10° and -10 0 < ^ < 100 then the lower
bound of le L I is as shown in Figure 8.3. Since the value of the desired
'6 L I is normally > 5 0 and -5 0 < ^ < 5 0 , the limitations do not represent
a large penalty in viewing angles, however, the system software must
account for the above limitations in order to avoid Doppler bands that
extend off the end of the filter bank.
Note that the value of e  must also be properly limited. If the
value of X L is always > L/2, 
a  
will automatically be correctly limited.
These two limitations must be observed in the software if valid area and
power ratios are to be calculated when using viewing angles such that
M ? 180 -
The procedure recommended and used herein is to compare the absolute
value of the expected or desired look-angle, e Li , with the absolute value
of roll, ^, and whenever W > IeLil, set the value of 0 L = _10 for aft
viewing angles, or generally, e
	 = eLi ^^^. In addition, the value of X
L eLr	 L
calculated in Equation 8.8 must be monitored and always set > L/2. Test
cases which have been run at TAMU using this procedure indicate that satis-
factory results are obtained for 1^1 < 6 0 , If) < 8 0 , H = 457.3 meters,
10 < L < 50 meters. Since the actual eLi is given in the output, no loss
of information occurs.
Ty3
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Again, 0 D must be used to evaluate the desired doppler center fre-
quency, fdc i , and to evaluate the desired bandwidth, Bd i . However, when
evaluating GrGt , the receiver/transmitter gain, the proper angle to use
is 01 
Li given by Equation (8.10), but adjusted for actual Doppler center
frequencies. This adjustment is needed because the actual Doppler center
frequency is not always the expected center frequency. This shift in
frequency occurs because a number of discrete spectral lines are used to
make up the desired bandwidth, and the center of this set will not always
correspond to the center of the desired bandwidth. For the same reason
the desired and actual bandwidth are not the same, as illustrated in
Figure 8.4.
The number of filter indexes required to represent the desired
bandwidth is given by the expression
NFi = [Bd i /Of + 0.5] I	(8.13)
The actual bandwidth is given by
BA  = NF  Af	 (8.14)
The center frequency index may then be calculated (for NF  odd) by
NC i = [fcd i /Af + 0.5] i
	(8.14a)
or (for NF  even) by
NCi = [fdc i /Af] I
	(8.14b)
Discrete Filter elements
Af	 Af
Expected Doppler, fdc{
Actual Doppler, faci
Afi ` Af i +1 1 +2
_A
I
Expected Band, Bdi
Actual Band, Bai
FIGURE 8.4 DESIRED AND ACTUAL BANDWIDTH DIFFERENCES
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The left most index pointer for band BA i is given (for NF i odd) by
PRL i = NC  - (NFi - 1)/2	 (8.140
or (for NF i even) by
PRL i = NC  + 1 - NF i /2	 (8.14d)
If NF i is odd the actual center frequency is
fac i = [fdc i /of + 0.5] I Af	 (8.15)
When the value of NF i is even the actual center frequency is
fac i = {[fdc i /Af ] I + 0.5 }Af
	 (8.15a)
From Figure 8.2 it can be seen that the actual center frequency
places the actual viewing point (X 0 9 Y Li , XLi) on a different doppler
line that expected, thus e Li and O' Li need to be updated before they
can be used to evaluate exactly the cell area, range and gain. This
may be done by first evaluating the new doppler angle along the ground
track using actual center frequency, faci:
OTDi = Sin -1 (fac i a/2V)	 (8.16)
Next, the actual value of X Li may be calculated by
XLi = {(H2 + YLi2) tan2 O TDO 2	 (8.17)
i
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so that the true viewing angle is
2	 2 Z
e TL ' = Tan _1 { (XT Li H YLi ) }	 (8.18)9
and true Range is
Ri = H/coseTLi
	
(8.19)
The true value of 6' Li for use in the gain tables is given by
el TO	
Tan-1{-cosh (tan20TLi-tan ^) j	 (8.20)
The true viewing angle would be the appropriate value to be placed in
the output data set with each estimated value of sigma-zero.
The calibration tone, similar to the individual Doppler center
frequencies, does not lie in the center of the filter element in which
it is found in the PSD (Power Spectral Data) filter bank; therefore,
appropriate corrections to the measured power level in that filter
must be made. The measured power transmitted that appears in the
calibration-tone filter must be corrected by
PR = PR{(2N-1)2}	 (8.21)M CW(s^)J
where N = 512, number of filter elements,
Q=27Tf/f s -M c N, where
M c = j( c/f s )512 + 0.5] I+ 1,
f
s 
= sample frequency,
f = calibration tone frequency, and
c
PRM = the measured power in the Calibration tone filter.
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and
W(Q) = sin %(2N-1) Q/2)/sin (Q/2)
In the above discussion equations were presented which provide the
exact solution to the radar equation for sigma-zero estimates. In an
airborne, near real-time processor such as this implementation it is
appropriate to consider more efficient and expeditious means of calculating
these solutions. The only term of Equation (8.1) that promises any
significant savings in computations is (R4/A).
Looking first at Range, it can be shown that computing Range, R,
by the expression
R 
	 = H/cos e Li	 (8.22)
as opposed to Equation (8.19), which used 0TLi, the true viewing-angle,
will result in a Range errors of up to + 2.0% for leLil < 45
0
, with -6°
< ^ < 6 0
 and -8 0 < ^ < 8°. These errors in the combined term (R4/A)
can produce sigma-zero values off by as much as ± 0.45db.
Two alternative approximation equations for area were considered:
A = LW/cosfi cosh	 (8.22a)
and
A = W'(Y241)/cosh	 (8.22b)
IEquation (8.22a) is a simple rectangular approximation where
L = H {tan6 2 - tan61}/cosh
	
(8.22c)
92 = Doppler angle for fdu, upper frequency
6 l = Doppler angle for fdL, lower frequency
and
W = 2R tan (B/2)/cos()
	
(8.22d)
B = Beamwidth referenced to the origin of the
aircraft coordinate system
Equation (8.22b), whose terms are defined in Reference [13], is a more
rigorous approximation to the actual ground cell shape. Although com-
putation time is somewhat longer for Equation (8.22b), it is considered
to be the best alternative because it offers up to 10% more accuracy
at viewing angle where 10 Li l > 45° and with roll and drift excursions of
up to ± 6 0 and + 80 respectively.
Recalling from Section 8.1.1.1, Equation (8.2) must be solved eight
times for eight values of cell length. By using small angle approxima-
tions an equivalent expression is
L i =	 H Ae	 (8.23)
	
cos 8 Li Cos
	 A6
2
which is accurate to + 2.0% for OLi < 45° and 10Lil > 1^1 . For ground
cells defined by Constant Angular Resolution the value of Ae, and conse-
quently cost F , are constant; therefore, the cell lengths would involve
only the calculations
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	Li = H---	 (8.24)
cos 6Li
where A6' = AO/cos 2A6/2, and is a stored constant.
For viewing angles several times grater than the aircraft roll
angle (^) other approximations can be made; e.g., 6 Di - eLi and for
0.0 1 0' Li " 0 L in the Gain tables. However, scatterometer data
processing done to date indicates that 	 = 0.0 is not generally valid,
therefore, the software algorithm presented in this design will account
for aircraft roll angles
8.1.2 System Constants
Equation (8.1) may be re-written in the form
^o _ 4ff 3
	 CL
	Zw(fdci) , 
R4(e Li )	 (PR(eDi)
	
i	 K GG 
e' Li	 A 6 Li	 ^^ T
Where	 CL
K
ZW(fdci)
GG(6'Li)
PR(6Di)
and
cable loss
calibration constant, plus other corrections as needed
water roll-off filter correction for center frequency fdci
antenna gain at antenna viewing angle 61 Li
receiver power at doppler angle ON
PT = transmitter power.
The system constants will include the first three terms. The first two
constants, (47x) 3A2 and CL , remain fixed for a selected frequency. It is
assumed that K may vary between horizontal, vertical, like and cross
polarization combinations, therefore, four values should be reserved in
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the software; i.e., 
KVV' KVH , KHH ,
 KHV. Similarly, there must be four
segments in the gain tables, four segments of beamwidth and a roll-off
table for a processor that will handle all polarization combinations.
Two degree increments with linear interpolation in these tables has
been adequate in prior usages. Normally, antenna data are not sufficiently
accurate to warrant more refined tables. When indexing into the constant
tables the software will use two flags, one indicating polarization of
the transmitter and the other showing the polarization of the receiver.
These flags will be combined to compute the address of the proper segment
in the table. To make the address computation most efficient the tables
should be ordered the same way for all constants; e.g., Figure 8.5, gain
values are ordered as GGVV , GGVH' GGHV , and GGHH . By setting the two
polarization flags as indicated below it will be easy to compute the
correct segment address into each table knowing only each starting
address.
Transmit/Receive	 Polarization
Polarization Flag	 Combination
00	 VV
01	 VH
10	 HV
11	 HH
If constant beamwidth values are used, as is currently being done with
L-band data processing, no beamwidth tables will be required. Also, it
is possible to use a function to compute roll-off, rather than a table,
however, table look-up will be faster than function-evaluation, there-
fore a table for roll-off should be included,
139
f
START
ADDR.
BWVV
BWVH
BWHV
BWHH
START
ADDR.
ROLL-OFF
START
ADDR.
KVV
KVH
KHV
KHH
GGVV
GGVH
GGHV
GGHH
FIGURE 8.5 CONSTANT TABLE ARRANGEMENT
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There are a number of other constants, such as h©', T s , fs , etc.,
associated with individual computation modules. These will be stored
in the same region of core as the module itself.
8.2 Software Architecture
8.2.1 General Approach
The software system design features a modular approach with the
structure boundaries defined by specific functions that are performed.
Simplicity of operation and minimum operator interaction have been
the governing considerations in laying out the system.
In general the system is defined by three specific "states" of
operation, Fig. 8.6. These 'three states form the highest levels of
the software architecture. The purpose of each operating state is to
perform a specific task when directed by the system operator through
entries on the system key board.
The "RESET" state not only performs all initializations in prep-
aration for the "RUN" state, but also performs all communications
between the system and the operator.
The "RUN" state performs all sigma-zero calculations using data
acquired from the NERDAS frame and the radar signal integrator. The
calculated data is aligned and formatted, along with appropriate
NERDAS data, flags and alarms,and sent to the data output.
The "HALT" state is simply a standby state for the processor. Once
it enters this state and completes its close out functions, the system
idles until a "RESET" command is received from the operator through the
keyboard.
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"RESET" STATE
System Initialization
Operator Input
Interrupt Processing
"RUN" STATE
A/C Data Input
Integration Control
Power Measurements
Sigma-Zero Calculations
Out-Put Data
"HALT" STATE
System Close-Out
and Idle Mode
FIGURE 8.6 C-BAND SCATTEROMETER SOFTWARE SYSTEM CONCEPT
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8.2.2 Operator Interface
All operator commands are entered through the keyboard and are
received and processed by the "RESET" module as program interrupts. The
software system Interrupt Processor, a part of the RESET module, is
designed to respond only to those interrupts which are appropriate to
the current "state" in which the system is operating. r.ir example, while
in the RESET state, the integration timer (Interrupt Mt. 1) is ignored,
all others shown in Figure 8.7 are processed.
The keyboard may be viewed as a set of three types of keys; i.e.,
Key Type	 Key Name
State	 Reset, Run, Halt
Function	 Enter, Display, Clear
Digit	 Values 0, 1,...,9.
CHS (change sign) and
Vel, Alt, Drift, Roll,
Pitch
Any time a DIGIT key is pressed by the operator it creates an Interrupt-
0, Figure 8.7. All such interrupts are processed by the RDKEY routine,
a part of the RESET module. This type of interrupt will be processed
only while in the RESET state, therefore, all aircraft parameter over-
ride values must be entered while in this state. FUNCTION keys also
create interrupts which are processed only during operation in the
RESET state. These are Interrupts-4, -5, and -7 which are used in
conjunction with the DIGIT keys to enter values of aircraft over-ride
parameters and to display or clear specific values already entered.
The operator procedure for entering over-ride values must have
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1
I
1
I
1
INTERRUPT
PROCESSOR -^
SIGM2
i=1	
SIGM1
i=2
HALT
i=3
i=4
	
DISPLY
^^---	 ENTR	 I I
i=6
RESET
i=7
CLEAR
=0
RDKEY
RETURN
FIGURE 8.7 VECTORED INTERRUPT CONTROL STRUCTURE
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three properly sequenced phases; i.e., value, command, destination.
For example, to over-ride the NERDAS values of altitude, the following
sequence would be used:
a. key in the string '1500', (value)
b. key 'ENTER' (command)
c.. key 'ALT' (destination)
This sequence results in the over-ride value of 1500 feet being used in
all sigma-0 calculations rather than the NERDAS values.
Depressing STATE keys such as 'RUN', 'HALT', or 'RESET' cause the
software to process Interrupt-2, -3, or -6, respectively. As illustrated
in Figure 8.7, the Interrupt-2 causes the processor to begin calculat-
ing sigma-zero values. The system will remain in this state as long as
power is supplied, and will process only Interrupt-1 or Interrupt-2
(the HALT command). Thus any changes to the over-ride structure must
be made by bringing the system first to HALT then RESET if already
operating in the RUN state.
Prior to putting the system into the "RUN" state the operator
should select the appropriate position on the Receiver Polarization
switch.
8.2.3 Continuous Product Concept
Once the system is placed in the 'RUN' state, values of sigma-zero,
based upon input NERDAS data, are calculated continuously for each of
a set of eight angles. As each set of eight sigma-zero values is calcu-
lated, a set is transferred to the Bi-^ L output port for tape
recording. As long as valid NERDAS and radar data are received, sigma-
t
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E: 
'RESET'
i
I
'RUN' INTERRUPT
SIGMAI
I
EOC INTERRUPT
SIGMA2
WRITE
'HALT' INTERRUPT
IDLE
SIGMAI:
RESET INTERRUPTS (HALT & EOC)
READ NERDAS, SET ALARMS AND
OVER-RIDE VALUES
SET AND START INTEGRATORS
CALCULATE:
°	 _ (4 ,T) 3 R i 4 Zw,
°	
i = I s 8
^i —	 Ks Ai
SIGMA2:
READ NERDAS DATA,
READ FILTERS, F i , i = 1, 12
COMPUTE:
G0 i = cy i _PRLi /GGLi , or
Ao	
°a i = a ' i PRXi /GGXi , i = 1,8
FINISH LOADING BUFFER LINE
WRITE:
OUTPUT A LINE TO Bi-c L
FIGURE 8.8 4.75 GHz SCATTEROMETER SYSTEM SOFTWARE
Wzero values will be produced at the data output port -- thus providing
a continuous product for the user.
The cycle time, or time delay between each record at the output,
will be a function of the microprocessor overhead time and the integra-
tion time. The integration time is radar frequency and aircraft ground
velocity related and thus is somewhat independent of any software
optimization scheme. However, the microprocessor duty cycle can be
adjusted within certain limits to minimize the overhead. This should
be done during program development testing by properly balancing tasks
between the two sigma-zero calculation sections, SIGMAi and SIGMA2, of
the RUN module, Figure 8.8.
8.2.4 "RESET" Module Koorithm
This module provides all program Interrupt Service, as illustrated
in Figure 8.7. From the operator's point of view, it is the module through
which all communications are made with the software. In addition to
operator inputs, the module handles all "pre-RUN" housekeeping functions
such as Interrupt Structure set-up, Input/Output port initializations,
Data Buffer initializations and resets all flags, alarms and the Front
Panel.
The RESET algorithm can be stated as below where the notation
4	 c(ABC) *- 0 means that the value zero is assigned to the location ABC:
1. Disable Interrupts
2. Initialize the Interrupt Controller (8259) to accept
all but Interrupt-1, initialize the CZT-Board with
DMA address, and set-up the Bi-^ L board.
3. Reset Data Buffers, and their Flags, and Pointers
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4. Reset Front Panel
5. Reset System Alarms and Flags
6. Reset Interrupt Processor
a. '(STACK)	 0
b. '(DECFG)	 0
C. '(DISFLG) f 0
d. '(ENTER)
	
0
e. '(X) (- 0
f. '(NNBR) f 1
7. Enable Interrupts
8. Wait for Interrupt i, i = 0, 2, 3, ..., 7
a. If Received, transfer control to the
appropriate processor, otherwise go
to 8.
The above algorithm is illustrated in flow chart form in Appendix F,
Chart 1.0. Each step is represented by a box in the chart. Each box has
a number whose second digit corresponds to the above step numbers.
While operating in this module the Interrupt-1 (i T l), Figure 8.7,
will not be accepted, i.e., it is masked out during the set-up, Step 2,
above. Although the Interrupt-3 is acceptable, no purpose is served by
invoking it in this mode of the operation of the system.
The Interrupts-0, -2, -3,..., -7 are each created by the operator when
a particular key on the keyboard is depressed. Table 8.1 summarizes the
key types, names, and their respective assignments within the structure.
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TABLE 8.1
	 INTERRUPT/KEY ASSIGNMENTS
KEY TYPE KEY NAME (LABEL) INTERRUPT	 CREATED
DIGIT 0,	 1 9	2, ... ,9,	 ',	 CHS,
VEL, ALT, DRFT, ROLL,
PITCH INTERRUPT-0
STATE RUN INTERRUPT-2
HALT INTERRUPT-3
RESET INTERRUPT-6
FUNCTION DISPLAY INTERRUPT-4
ENTER INTERRUPT-5
CLEAR INTERRUPT-7
1
Whenever the opY^rator, while in the RESET mode of operation, depresses
a key, program control is transferred directly to one of the seven
interrupt processing modules, Figure 8.7, tagged with i = 0, 2, 3,...,7.
Each of these modules has its own special purpose algorithm. Starting
with i = O,each will be outlined in enough detail to illustrate its
principal functions and create an understanding of the Flow Charts in
Appendix F.
The RDKEY module handles all digit key activities. These activities
are all related to entering the appropriate aircraft data over-ride values.
Again, the algorithm is activated when a digit key, Table 8.1, is depressed.
The RDKEY algorithm may be stated as follows (the notation c (ABC) means the
content of Location ABC):
1. Read key value into a "save" location, INDIG.
2. Interpret its value and
a. If the value > 11 10 go to DECIM, Step 7.
b. If the value > 10 10 go to CHS, Step 9.
c. If the 'ENTER' key has been depressed go
to PARM, Step 11.
d. If this is the 6th digit go to ERR1, Step 14.
3. Save digit character and echo character to the
Front Panel.
4. Add 1 to the digit counter.
5. Send End-of-Interrupt (EOI)
6. Return to WAIT LOOP.
7. If DECFG # 0 go to RETURN, Step 5.
8. Set DECFG, go to Step 3.
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9. Multiply c (NNBR) by -1.
a. If c (NNBR)> 0 ECHO '+' to Front Panel.
b. If c (NNBR) <0 ECHO '-' to Front Panel.
10. Go to Return, Step 5.
--------------------------------------------------------------
11. If the 'ENTER' key has not been depressed go to
DISPL, Step 15.
12. If the digit, c (INDIG), is < 3 go ERR1, Step 14.
13. If c (INDIG) < 8 go to ACPRM, Step 20.
14. ERR1, (entry procedure error),
a. Disable all interrupts except 'CLEAR' or 'RESET'.
b. Flash Front Panel at 500 msec intervals.
15. If c(DISFLG) = 0 go to ERR1, Step 14.
16. If c (INDIG) > 9 go to ERR1, Step 14.
17. Display parameter name and value on the Front Panel.
18. Reset stack and flags:
a c (STACK) f 0
b. c (ENTER)	 0
c. c (DECFG)	 0
d. c (DISFLG)
	
0
e. c 	 <- 0
f. c (NNBR) { 1
19. Go Step 5.
j	 20. Save parameter string and sign
F
21. Save parameter value
22	 Set bit in Over-ride Flag word
23. Display '*' in appropriate LED on the Front Panel.
t
24. Go to Step 18.
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The above algorithm is illustrated in flow chart form in Appendix F,
charts labeled Interrupt-0.
Moving up the stack of !-odules in Figure 8.7, the CLEAR, Interrupt-7,
processor has a relatively simple algorithm:
1. Blank the digit LED's on the Front Panel.
2. Reset the Interrupt Processor (Go to
Step 6 of the RESET module).
Next up the stack is the Interrupt-6, created by pressing the RESET
key. This function does the same thing from the software point of view
as turning power off and on again. It simply transfers program control
back to Step 1 of the RESET algorithm.
Interrupt-5, handled by the ENTR module is also relatively simple.
Its function is to signal the software that the next key depressed will
designate the destination of the parameter already keyed into the panel.
It may be stated as follows:
1. c (ENTER) <- 1
2. Flash Front Panel LED's one 'time to signal acceptance.
3. Go to Step 5 of RDKEY module, (Return to Wait Loop).
The Interrupt-4 function interacts with the RDKEY module.. By
depressing the DISPL key the software is signaled that the next digit
key pressed will designate the contents to be displayed. The algorithm
follows:
1. c (DISFLG) <- 1
2. C(ENTER)<- 2
3. Go to Step 2 of ENTR module, (flashes Front Panel
and returns to Wait Loop).
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Now, the operator, by pressing the appropriate digit key next will cause
the control to pass through the RDKEY module to Step 18.
The HALT module processes Interrupt-3, (i = 3, Figure 8.1). Its
function is to perform an orderly close out of the data production
operation, SIGMAI and SIGMA2 modules. It does the following:
1. Disable Interrupts and reset mask for Interrupt-6 only.
2. Build a 'Fill' frame for End-of-File identification.
3. Write 50 'Fill' frames into the output buffer.
4. Reset Front Panel
5. Enables Interrupts
6. Wait for Interrupt-6.
The remaining two Interrupts in Figure 8.7 are associated with the
'RUN' mode of operation. When the function key 'RUN' is depressed,
control transfers directly to the SIGMAI module, Figure 8.8. While in
this mode of operation the integration time on the CZT-board, will
provide the Interrupt-1, (i = 1, each time it "times-out", or completes
the cycle of integration provided to it by the SIGMAI module.
8.2.5 "RUN" Module Algorithm
As discussed in Section 8.1, the objective of the software is to
repeatedly solve the estimated scattering coefficient equation
A 	 -	
4Tr 3 Ri 4 Zwi PR i	
X2
	 A i	Ks	,	 (8,25)
This is done for each of eight pre-selected viewing angles with either
like or cross polarized input data. These viewing angles, 6 Li , 
'i = i, 8,
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iare pre-loaded into the software object code and are not changed except
by reprogramming the entire software package.
For each operating cycle (an output data set) the software will
analyze the input data calibration tones to determine if horizontal (H-)
or vertical (V-) polarized data is being transmitted. A front panel
input will be sensed by the software to determine whether the receiver
is in Horizontal or Vertical polarization mode.
Laving resolved these variables, the software system will calculate
in sets of eight one of two forms of Equation (8.1); i.e.,
Like-Polarized:
a Li - o°1 i PRi/GGLiALi	 (8.26)
Cross-Polarized:
a°xi = cs°'i PRi/GGxiAxi
	
(8.26a)
k
where the parameters are
PR i , received/transmit power ratio in band i;
Q4^r 3	 R i 4Zw ( fi )
°' i , ^-^--	 K	 for band i
s
GGxi , Antenna gain for viewing angle i, cross-
polarized gain table.
t
ALi, ground cell area for viewing i using
like-polarized beamwidth tables.
AM ground cell area for viewing angle i using cross-
polarized beamwidth tables.
i
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I Then indexing into the beamwwidth and gain tables the software will
use the polarization tone and front panel input to determine whether
to use the horizontal or vertical tables and whether to use the Like or
Cross section in the table. Note that if a constant beamwidth value
is used for all polarization combinations, the computation of A i will
be done as part of the a 01 parameter.
The system of calculation defined for oo estimation in modules
SIGMAI and SIGMA2 presume that the hardware is structured for single
channel CZT operation, Figure 8.9; however, with appropriate changes
in the set-up, control, and output portions of the SIGMAi and SIGMA2
algorithms the software package could be used with a two-channel hard-
ware system, Figure 8.10. The implications of using a system like that
in Figure 8.M are: 1) the processor must handle twice the data, either
serially or parallel, thus the ground cell to ground cell separation
will increase significantly, 2) the memory buffer size needed doubles
for both the CZT and the microprocessor (pP), 3) the input/output
times are doubled, and 4) the software most have a means of knowing
which channel has the Like-Polarized data and which has the Cross-
Polarized, (this could be handled by always assigning Cross-Polarized
data to CZT #2 as suggested by Figure 8.10).
8.2.5.1 SIGMAi Sub-Module Algorithm, INTERRUPT-2 PROCESSING
In the most basic form the algorithm for the SIGMAi module which
calculates the 6'° estimations may be stated as follows:
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SIGMAi:
1.1 Reset Interrupt mask to acknowledge the EOC and 'HALT'
interrupts only. Read aircraft NERDAS and establish
velocity, V; altitude, H; pitch, p; roll, ^; drift,
and clock time, To,
1.2 Evaluate L i , i=l, 8 using Equation 8,24.
1.3 Compute Integration time using L 1 from Step 2,
Equation 8.3; start Integration on the CZT-board.
1.4 Compute Output Buffer length, NL.
1.5 Set values of load pointers and write pointers, up-date
Qo
 line pointers in the buffer. Move A/C data into
buffer.
1.6 For i = l, 8 using 0 Li' do:
a. Compute 0' Li' 
X i' Y i' ON
i
b. Evaluate fdc i , using Equation 8.5
c. Evaluate Bd i , Equation 8.4
d. Compute NF i , Equation 8.13
e. Calculate Ba i , Equation 8.14
f. Evaluate fac i' OTDi' 0TLi' and R
,i ; Equations 8.15
through 8.19.
g. Using Ba i and NFi calculate index pointer, PRLi
(left most index), into the Power Spectral Density
(PSD) data set, Equations 8.14a through 8.14d.
h. Calibration and Polarization index pointers are
stored constants
i. Look up roll-off value, Z(faci)
p:
j. If beamwidth is constant calculate area Ai.
k.. Evaluate the term ao i, Figure 8.8.
1.7 'Wait for Interrupt-1, (i=l, Figure 8.5).
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8.2.5.2 SIGMA2 Sub-Module Algorithm, INTERRUPT-1 PROCESSING
Upon receipt of Interrupt-1 program control is passed directly to
the SIGMA2 module which does the following:
SIGMA2 (.AND WRITE):
1.1 Transfer CZT data to uP memory, after interrupt
Flag checks and resets
1.2 Using pointers from Step 6.h, evaluate calibration and
polarization power. Set polarization Flag Bits and
calibration alarm (if appropriate).
1.3 For i=1, 8 do:
a. Evaluate PRi , power received in band i
b. Look up GrGt , gain for antenna, (and if appropriate
BMWV beam-width for aLi).
c. Compute A i , area for ground cell i, unless already
done in Step 6.k of SIGMAI.
d. Evaluate 
a 
Li or C° xi , equation 8.26a or 8.26b.
1.4 Store viewing angle values, 6o Li or a0 xi values, Alarms
and Flags in the output buffer, formatted as shown in the
Flow Charts.
1.5 Pack and write the appropriate output buffer line to the
Bi-^ L interface.
1.6 Set the Pass Number, c (NPASS) t 1
1.7 Read aircraft NERDAS and establish V,H,P,iy,^, and T 
the current clock time.
1.8 Using previous time, T o , (SIGMAI, Step 1) compute last
cycle time, Tc.
1.9 Move T  to To.
1.10 Go to SIGMAI, Step 2, after clearing the Time Alarm..
i "MFw i ^-
The system will remain in the computational cycle until the
operator depresses the 'HALT' key.
8.2.5.3 Additional Considerations for SIGMAI and SIGMA2
In conjunction with preparing the software code which will execute
the SIGMAI and SIGMA2 algorithms there are additional considerations and
details related to some of the above steps. These are summarized as
follows:
SIGMAI: (Additional considerations):
Step 1 - The code for this step must include logic for
a) selecting over-ride values in place of NERDAS data
received, b) evaluating the values of V,H,P,^, and ^
against some standard (if not over-ridden) and setting
the computational value to the input or to the standard,
c) setting a bit in the output data frame to indicate the
type data used, and d) writing an '*' to the Front Panel
LED when failure occurs. NERDAS failure must be defined
prior to coding this logic.. Buffering data into Output
Data Line cannot be done here. Where appropriate, over-
ride or default values should be substituted into the line.
Step 2	 In calculating L i , i = l, 8, the expression in
Equation 8.24, L i = (hAe')/cos 20
Li' the parameter oe' is
.a stored constant whose value is calculated by AO/cos2(°^e-)
where AO = 3° (0.05236 radians), so that Ae' = 0.05239
radians.
Step 3 - Integration time for the kth cycle is calculated
using Equation 8.3 where L  is the length of the ground
cell associated with viewing angle O LI ; i.e., the smallest
0L. i . Integration is started by sending the CZT Board the
number of sub-records desired, NS, where
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NS = [(T I/512)fs + 0.51 I ,
or	 NS = [T I /Ts + 0.5]I
where Ts = 512/fs , and as before fs = sample frequency.
Ts and f  will be stored constants.
Step 4 - Output buffer length is computed by
(8.27)
NL = [(H taneL8 )/VTc + 0.5] I	(8.28)
where aL8 is the largest viewing angle and T c is the cycle
time. When c (NPASS) = 0, the first pass through SIGMAI,
T
c
 will not have been evaluated, therefore the software
should use a dummy value, T c = 2T I . The value of the tan aL8
should be a stored constant. If the value of NL is greater
than the reserved buffer length (200 lines) the software
must set an alarm; i.e., byte 79H (xx H means Hexadecimal
notation) in the output data frame, and the Buffer-Over-
Flow LED on the Front Panel gets and '*' written into it.
Finally, provisions must be made to set NL to the maximum
buffer length value when the Over-flow occurs.
Step 5 - On the first pass through SIGMAI, c (NPASS) = 0,
the buffer bias value is set to NL + 10; i.e.,
(8.29)MXo = NLo + 10
represents the line number at which the output buffer
loading begins. On each successive pass the value of MX
is incremented so that in general
MXk=MXo+k (8.30)
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where k = 0,1,2,..., 255 and NL o is the initial value of
NL. The value of k is simply the pass number. Care must
be taken when the register accumulating MX Aver-flows,
else a frame of data will be lost. This is averted by
simply setting MX = 1 wherever over flow occurs. The
input or load-line pointer is calculated by
LL  = [MXk/Mo] R	(8.31)
where [ ]R signifies the remainder of the integer division,
and Mo is the modulus for the buffer. Its value is
Mo = NL9 + 20
	
(8.32)
so that the value of LL  cycles the load point through the
buffer. Line pointers, LP i , for saving each of the sigma-
zero values and their associated viewing angle is evaluated
by
tang
LP i
 = [[MX - NL(taneDi)]I/Mo)R 	 (8.33)
If LP i < O, set LP  = NL + LPi.
Column pointers into the buffer for each value will be
determined by their respective byte position assigned
in the Bi-^ L output line, see Flow Charts for the
'WRITE' module.
The index of the output line which is sent to the Bi-^ L
interface is calculated by
KO  = [(MXk - NLo
)/Mo] R
	(8.34)
If KO < 0, set KO
	
KO + NL 0'
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'	 Step 6 - This step must first take care of those roll angles,
which exceed the desired viewing anglee Li . Thus, the
appropriate order of computation is as follows:
a.	 1)	 if ICI > Ie Li l ' eLi - -ICI
{	
2) tan e' Li = -cosh (tan 26Li - tan2^)-2
{	 3) XT = (-H/cony) tane'Li
4) YT = H tangy,
5) Xi = XT cosh + YT sink, but if X i < Li /2, set X i =Li
 /2
6) Y i = XT coso - YT cosh
7) XD = H2 + Yi2
8) 0 D = Tan -1 (Xi2/XD)z
b. Evaluate 6.b through 6.g as indicated.
c. Calibration and polarization index pointers are evaluated
before program loading and are stored constants. Consid-
eration must be given, however, to the type of scattero-
me ter when these constants are calculated.
For C-band scatterometers the left most pointers into
the PSD (Power Spectral Data) for calibration tone power
are found for horizontal and vertical polarization by
PCHL = [2860 ( 5 ,1f2 ) + 0.5] j	(8.35)
s
and
PCVL	 [3280 ( 5 ,1f2 ) + 0.5] I	(8.36)
s
when the tones are inserted on the lower sideband.
However, if the insertion is on the upper sideband
then
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PCHu = 512 - PCHL	(8.31)
and
PCVu = 512 - PCV
	
(8.38)
Note that all pointer expressions assume that the filter
spectral lines have been ordered with respect to zero
frequency; i.e., wo = 0, W  = fs/512, w  = 2fs/512,...,
w = i512 for i < 255. However, zero-frequency (dc)i	 f
actuall^ appears in the CZT spectrum at w2' thus all
pointers must be biased by +2. Also, this assumes that
the discrete Fourier transform of X + jY has been
implemented by the CZT board where X is the true cosine
channel and Y is the true sine channel. If significant
power is present at either PCH or PCV with respect to
the noise level then either horizontal polarization or
Vertical polarization, respectively has been transmitted.
For L-band scatterometers the calibration tone appears
in double sideband fore on the cosine channel at 1900 Hz.
The polarization tone is inserted similarly at 2100 Hz.
The pointers are
PCC'= [1900 ( 512 ) = 0.51 1	(8.39)
s
and
PCV = [2100 ( 512 ) + 0.511	 (8.40)
s
for calibration and polarization respectively. When no
tone at PCV appears (compared to noise level) then hori-
zofital polarization has been transmitted.
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INoise floor pointers may be calculated for C-band or
L-band respectively by
PNZC = [1800 ( 512 ) + 0.51 1	(8.41)
fs
PNZL = [1200 ( 5f2 ) + 0.5] 1	(8.42)
s
Step 7 - It is quite possible that Interrupt-1 will occur
prior to completing Step 6.1 of SIGMAI. Therefore, the
module should be coded to handle such an event. The flow
charts in Appendix F indicate a way to process the interrupt
and alert the operator to that fct. This capability is
designed to be used in the program development and testing
only.
SIGMA2 (Additional considerations):
Step 2 - This step should accomplish the following:
a. Evaluate power at the pointer PCH and PCV if C-band
(or PCC and PCV if L-band).
b. Evaluate power at the noise floor, PNZ, Equation (8.41)
or(8.42). Reset calibration alarm.
c. For C-band scatterometers:
1) If PT  (power at PCH pointer) >> PT V (rower at PCV
pointer) set c (PZFLG) = 2 to indicate horizontal
polarized transmitter.
2) If PTH<<PTV set c (PZFLG) = 0 to indicate vertical
polarized transriii tter.
3) If c (PZFLG) = 2 compare PT  to PT  (power at PNZ
pointer) and if PT  »PTN , go to C.(5), else set
calibration alarm and go to C.(5).
4) If c (PZFLG) = 0 compare PTV to PT  and if PTV>>PTN
go to C.(5), else set calibration alarm.
5) Continue, transmitter type and quality have been found.
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d. For L-band scatterometers:
1) If PT  (power at PCC painter)»PTN go to d.
(2), else set calibration alarm.
2) If PT V (power at PCV pointer)»PTN set c(PZFLG)
2 to indicate horizontal polarization and go
to d (3), else set c (PZFLG) = 0 to indicate
vertical polarization.
3) Continue, transmitter type and quality have been
found.
Step 2 - Total received power within each band associated
with 0 D is calculated by
PRLi+Ni-1
PR 	 =	 E	 DSLk	 (8.43)
k = PRLi
where DSL k is the magnitude squared of kth spectral line coefficient of
the 512 point DFT. In the CZT implementation of the DFT the Fourier
components are squared and integrated over N R sub-records in a dedi-
cated hardware processor, so that only the summation over the
NF  = PRR i - PRL i + 1	 (8.44)
set of spectral lines is required to estimate the returned power.
Actual transmitted power is found by correcting for the fact that
the calibration tone may not appear in the center of the filter band-
width. The measured transmitted power is adjusted by the shape function
in Equation (8.21).
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When using gain and b eamwidth look-up tables the values of 8'Li
will be used to index into the tables, rather than the "desired" view-
ing angles, eLi.
Step 4 - All data except flag bytes going into the output
buffer lines must first be converted to binary coded
decimal (BCD).
Appendix F shows the line format.
Step 5 - As each output buffer line, indexed by K0, Equation
(8.34), is written to the Bi-O L port it should be backfilled
with BCD '9' in each byte.
8.2.6 Output to the Bi-^ L Interface
Output to the Bi-O L interface is accomplished by transferring the
contents of the block of memory, one byte at a time, to the Bi-^ L output
port. The software used in the 13.3 GHz processor built at TAMU in 1977
may be used with appropriate modifications to account for the differences
in the BCD data frame.
8.2.7 Estimated Core Memory Usage
Expected core usage may be divided into five principal blocks
as illustrated in Figure 8.11. This breakdown does not imply specific
address spaces for the modules involved. The size of each usage space
has been conservatively estimated and is expected to be somewhat less,
but of course will only be determined when actual coding is accomplished.
Block 1 is a 1K segment set aside to handle all hardware related
address ports; e.g., Front Panel, Bi-O L, NERDAS, and 8259 (Interrupt
Processor).
.7
N
1
01K
9K
11K
25K
TOTAL: 64K
BLOCK
1 HARDWARE RESERVE AREA (RAM)
CONTINGENCY ROM/RAM
2 AND
CZ,T BUFFER AREA
WORKING STORAGE AREA,
3 < 2K bytes (RAM)
RESET, RUN, AND HALT
4 Program Modules
< 14K bytes (ROM) 
Time Aligned Output
5 BCD Data
< 200 lines x 200 bytes/line
(RAM)
FIGURE 8.11 ESTIMATE CORE USAGE
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Block 2 is contingency space containing both RAM and ROM, up to
8K bytes.
Block 3 is a set of RAM reserved for working storage; i.e., space
required for data manipulation (sigma-zero calculations), NERDAS decod-
ing, Bi-O L encoding, input CZT data, etc.
Block 4 is a 14K byte set of ROM reserved for the main driver
program; i.e., RESET, RUN, and HALT module.
Block 5 is a 39K byte region of RAM required for the BCD Output
data set containing sigma-zero values aligned with NADIR time tags.
This buffer is large enough to allow aircraft operations up to altitudes
of 6500 feet above the terrain being viewed.
8.3 Operating Procedures
8.3.1 Set-Up
Consistent with the design goals of the system, minimum set-up
operations will be required. Operator interactions consist of only
two functions:
a. Power - Turn-On: assure that the system has proper electrical
power and that In-Put/Output ports are properly connected and
powered.
b. Enter any NERDAS over-ride parameters.
Over-ride parameter inputs, as discussed in Section 8.2.2, must be entered
before placing the system in the "RUN" state.
8.3.2 Operator Inputs
The operator may communicate with the system through the keyboard
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only. The keyboard will have three state keys (RESET, RUN, HALT),
eleven digit keys (0,1,...,9'.' CHS) and three function keys (CLR,
DISP, ENTER). The state keys are used in place the system in the
desired mode (or state) of operation. When power turn-on is accom-
plished the system is automatically placed in the RESET state. While
in this state the operator should enter those aircraft data values, if
any, that will be used in place of NERDAS values. After the over-rides
are entered, they may be verified by the display function (DISP key).
If during entry of value on the keyboard a key error (0,1,...,9,'.',
CHS) is made, that entry may be cleared from the board by pressing the
CLR key. The appropriate sign may be given to the value by pressing the
CHS key. Once the value desired is placed in the keyboard display, the
operator may implement the over-ride by pressing ENTER and then the
destination key; i.e., VEL, ALT, DRIFT, ROLL or PITCH. Procedural errors
during over-ride entries and during display requests are signaled by
flashing the front panel display. Return to the RESET mode is then
made by pressing the CLR key. Table 6.2 summarizes the operator input
procedures in their correct sequence.
Only the one error message (flashing_ display) is provided to the
operator while in the RESET state. This always signifies an invalid
key sequence during data entry on display functions.
System defaults are needed for those values of the aircraft data
set which have not been over-ridden, but fail to pass a reasonable value
test in the NERDX module. It is suggested that these default values be
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TABLE 8.2 OPERATOR INPUT SEQUENCE
Step 1. Power--on and I/o connections made.
Step 2. Over-ride Values:
a. If no over-rides desired go to Step 3.
u. Key in value and sign, (floating point number)
Example: (key order is left to right)
"-0.19", displayed shows -
	 0	 1 9
press "ENTER", display blinks
press "ROLL", display shows
R 0 L = -	 0. 1 9
c. Press CLR to blank front panel display.
d. Key in next value; as in 6 above, until all desired
over-rides entered.
e. Sequentially display all values previously entered,
Example: press "DISP", display blinks
press "ROLL", display shows
R 0 L= -	 0. 1 9
Step 3. Change to "RUN" state by depressing RUN key.
Step 4. Change to "HALT" state by depressing HALT key.
Step 5. Change to "Reset" state by depressing RESET key.
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7selected based upon the most likely operating envelope for the system;
e.g., ALT=1500', VEL=77.1 mps, PITCH=ROLL=DRIFT=0.0.
8.3.3 System Outputs
8.3.3.1 The Output Data Frame
Each cycle through the SIGMAI/SIGMA2 modules will cause an output buf-
fer line, or 'frame', to be written to the Bi-^ L interface. Each
frame will contain up to 200 bytes of BCD data and flags. As the frame is
now designed, pages 47-50 of Appendix F, it will consist of 128 (80H) bytes.
All data will be coded into BCD except the flag words 78H through 7FH.
8.3.3.2 Data Frame Annotation
Output flags are place in the frame to provide the user with suf-
fi^, ient data to analyze sigma-zero results. These are information bits
which indicate specifically the conditions and over-rides, if any, used
in calculating the sigma-zero estimates.
Each output frame will contain the following trailer bytes ('>'
indicates binary notation).
Polarization: >11 = HH,>10 = HV,>00 = VV,>Ol = VH
H/V Alarm: >00 = off,>Ol = on
Time Alarm: >00 = off,>Ol = on
Calib. Time Alarm: >00 = off,>O1 = on
Over-ride Flag: OOH = No over-rides used
Bit 6 on = alt. over-ride used
Bit 5 on = vel. over-ride used
Bit 4 on = pitch over-ride used
Bit 3 on roll over-ride used
Bit 2 on = drift over-ride used
Std-value Flag: (same format as over-ride)
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P9.0 CONCLUSIONS AND RECOMMENDATIONS
9.1 Executive View
The CZT approach represents a novel and powerful technique for
filtering the fan beam scatterometer return into many parallel Doppler
channels. When the radar return is regarded as a complex valued signal,
the CZT, when appropriately modified, is capable of filtering the fore
and aft spectra simultaneously. When amalgamated with a dedicated
digital post processor, the PSD of the radar return can be estimated
with precision over a large dynamic range as required by the character
of the radar return. Since many parallel spectral estimates are avail-
able simultaneously the filtered data can be selected adaptively with
changes in aircraft velocity to track the desired viewing angles.
Since the selection of spectral data is under software control,
the mode of operation can also be altered to satify the needs of
specific experiments. As a consequence, the spectral data could be
selected to provide constant precision estimates, constant ground
resolution estimates, constant angular resolution estimates or combi-
nations of these modes. The operating system developed within this
effort is based on a constant angular resolution mode. An angular
resolution of three degrees is provided for the C band system and six
degrees for the L band system. Higher or lower angular resolutions
are obtainable for both scatterometers.
The cha : coupled device and associated circuitry were demonstrat-
ed as a good approach to filtering the radar data. A dynamic range of
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more than 50 dB was observed in the evaluation tests. Excellent linearity
was demonstrated over the 50 dB of dynamic range. The quadrature process-
ing technique yielded a fore to aft signal rejection ratio of more than
30 dB.
A comprehensive software design was developed to control the process-
ing system and' to convert the spectral estimates into calibrated estimates
of o°. The software was designed into flexible modular units having cohe-
sive objectives. Flags were included in the design to assist in testing
the program once the coding is developed. An identical software
architecture was utilized for the C-band and L-band processors. The same
architecture is extendable to other NASA fan beam scatterometers.
Various interface units were also designed to provide communication
in and out of the system. Among these, an operator console and display
unit was designed to permit operator control of the system. The console
features a keyboard entry and an alpha-numeric display. The display
incorporates many intelligent functions such as clear display, shift left
or right, blink, read/write, etc. It consequently represents a powerful
technique to monitor the operation of the processing system when used
appropriately. For example, it will be helpful in debugging the soft-
ware during the future development stages.
An aircraft interface unit was also designed to transform NERDAS
data to a binary form for use by the scatterometer processing system.
A similar interface unit was actually fabricated and proven under
another NASA contract [1] and features a level control to condition
the Bi-^ L modulation for decoding and a special digital decoder
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to properly identify the binary transitions.
The afore described processing system consequently meets or exceeds
the requirements for a flexible operator and experimentor oriented
system. The system architecture ' is sufficiently universal to handle the
data characteristics unique to each of the NASA scatterometers. It is
conceivable that a single processor could adapt to each of the scattero-
meters, if desired. However, it is recommended that a processor be
developed for each of the scatterometers to provide multi-sensor data
simultaneously. In the latter case, since a common design approach
applies to all the systems, the development and fabrication costs will
be considerably cheaper..
It is important to point out that the efforts reported here repre-
sent a comprehensive paper design with certain elements of the design
partially proven through breadboard testing. This work is consequently
a sizable first step in a design and development program. However, a
major effort is yet required to fully develop the design since a design
and development program is an iterative process including design, fabri-
cation and evaluation.
The results of the current effort have demonstrated that it is
necessary to develop and evaluate an engineering model of the prccessor
system before fabricating the target system (see Section 6.0). An
evaluation of the engineering model is required to assess the actual
speed of the processor and the interaction among all elements of the
system. In approaching the development of the engineering model, it
is recommended that certain key problem areas, identified within this
. ^rz
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effort, be investigated before implementing the developmental system.
First, it is necessary to perform a comprehensive study to verify
the current a° inversion technique or to replace it with a better one.
The current inversion technique is based on a intuitive interpretation
of the scatterometer equation and has not been verified through simula-
tions. It is essential that this be performed to assure accurate a°
'F	 estimates accounting for the effects of the antenna pattern, Doppler
4
filter and aircraft attitude. Secondly, the software design should be
encoded to verify timing, optimize interrupts and develop certain inter-
active coding for debugging purposes and system check-out. Lastly the
breadboarded PSD estimation subsystem should be employed as a "test
bed" to aid in the development if the engineering model. In this regard
the source of the noise floor problem described in Section 6.5.3 should
be identified and remedied. Then the software and hardware should be
united to demonstrate system capability.
9.2 Engineering View
Experience in debugging and evaluating the PSD estimation breadboards
has led to a number of insights which could lead to improvements or
f	 simplifications in the system. They are simply listed below;
1) Consider digitization to 8 bits rather than 12. The additional
resolution may be available in averaging records and spectral
lines. The accumulator word size could conceivably be reduced
to 24 bits.
2) Consider reducing memory size to store only aft data.
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3) Use doubly clad PC board to improve noise immunity of analog
and A/D electronics.
4) Consider methods of shielding the filtering unit from the
digital and controller boards.
5) Replace discrete sample and hold circuits with integrated
circuits.
6) Establish the methodology to balance the common mode
rejection in the differential current integrators.
7) Evaluate the effect of op amp offset voltages on pre-chirp
multiplication accuracy.
8) Reduce the bandwidth of the input amplifiers by a factor of
two and compensate for the loss of calibration tow amplitude
in the software.
9) Optimize CZT gating signals to reduce probable noise sources.
i
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APPENDIX A
APPENDIX .A
OPTIMIZING THE PRECISION
FOR A GIVEN COVERAGE
Theorem:
It is shown here that for a given coverage interval
Lc = PB + vT
that the precision factor BT can be maximized if the scan time is
chosen so that
PB = vT
ie., the beam resolution is equal to the scan length. As a consequence,
BT can be maximized if the beam resolution occupies half the coverage
length during a single integration period. The reader will note that
the result is independent of view angle.
Proof:
The Doppler frequency on the ground track is given by
f = 2v sine
a
When the x coordinate is chosen in the up-track direction as illustrated
in Figure A-1, the Doppler gradient along the x coordinate is given by
df_2v	 1
U 7 n sede
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where x = h tang has been used. for a fixed bandwidth the precision
factor may be related to the gradient in the following way
BT = df( Lc^--PB )
c7x` AQ	 v
The factor (L c - pB )/v is clearly the integration time. Now the
precision can be maximized with respect to beam resolution by
determining when
d^ = 0
AB
This yields the result
Lc
AB = -
which is equivalent to
AB = vT
It is easily shown that this criterion results in a maximum BT rather
than a minimum.
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x
v 
FIGURE A-1 PARAMETERS REVELANT TO THE PROOF
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APPENDIX B
THE THEORY AND APPLICATION OF
THE ALIGNMENT GENERATOR
The alignment generator produces quadrature periodic square wave
signals given by
	
-1	 -T/2 < t < -T/4
V I 	+1	
-T/4 < t < T/4
	
-1	 T/4 < t < T/2
and by
V =
	
1	 0 < t < T/2
4	 -1	 T/2 < t < T
over a single period. As can be easily shown, the spectra associated
with these periodic signals are given by
S I =	 E± n d(W - T n)
n = —
n odd
and
co
SQ =	 E	 +n d ej d (w - 2^r n)
n = -o
n odd
I -b
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respectively, where 1/n is negative on the set ne'{..., -7, -3 9 +3,
+7,...) and positive on ne (..., -5, -i, +1, +5 9 ...). S I and SQ are
illustrated in Figure B-1. If V I is inserted into the I channel and
VQ is inserted in the Q channel , then the CZT processor will yield
a spectrum given by
So = S I + j S 
The spectrum of S o is shown in Figure B-2. It is noted there that the
spectrum is not symmetric and that alternate lines have disappeared.
The complementary spectrum can be formed by interchanging the inputs to
the channels. Then the complex valued linear combination of spectra
becomes
So ' = S  + j SI
which is illustrated in Figure B-3. It is noted that
So ' (W) = j So(-W)
i.e., So '(W) is the convolved and phase rotated spectrum of SON).
The spectra of S I , SQ , So , and So ' are helpful aligning the CZT
filtering unit. The gains through the four chirping channels must be
matched to assure operation of the CZT transversal filter consistent
with the theory cited in Section 3.4. Before using the alignment gener-
ator, the do offsets in the channels prior to the chirping multipliers
must be removed. An offset adjustment is provided in each of the four
channels.
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a) Spectrum of SI
b) Spectrum of S 
FIGURE B-1 COMPARISON OF SPECTRA OF V I AND VQ
186
FIGURE B-2 THE SPECTRUM OF V I + jUQ
FIGURE B-3 THE SPECTRUM OF V  +j VI
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Gain Adjustments
Inject V I
 into the I channel (x) with no input on the Q channel (y).
Adjust x l
 and x2
 channel gains so that Re and Im inputs to the trans-
versal filter have identical peak to peak amplitudes. An oscilloscope
may be employed to observe the Re and Im inputs to the transversal filter.
Also adjust gains in the yl
 and y2 channels in the same way by injecting
VI into the Q channel.
After balancing the gains it is advisable to fine adjust the do
offsets in all four channels.
DC Pedestal Adjust
The chirped signals must ride on a positive bias when entering the
CCD transversal filter. A bias somewhere between 4 and 9 volts is
required to achieve the full dynamic range inherent to the transversal
filter.
To adjust the do pedestal inject V I
 into the I or Q channel and
monitor the delayed output VOR with an oscilloscope. Adjust the do
pedestal on the Im channel so that the delayed output is neither com-
pressed or clipped at the top or bottom of the chirped waveform. For
maximum undistorted dynamic range, the input to the transversal filter
should be near 1.5 volts peak to peak.
Similarly, adjust the do pedestal on the Re input by monitoring
the delayed output VOL
The envelopes of VOR and VOI will be amplitude modulated over the
CZT cycle. This is normal for the CCD device and is induced by a high
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7frequency roll-off inherent to the filter. The filter taps have been
compensated for this characteristic.
Alignment Verification
Before verifying the alignment of the CZT filtering unit, the
do offsets in the signal extraction channels should be removed. This
may be accomplished by adjusting V01 and V03 to zero volts do when no
inputs to the I and Q channels are applied.
With the do offsets removed, inject V I
 and V  into the I and Q
channels, respectively. To stabilize the spectral lines appearing at
V01 and V03 it is advisable to synchronize V I and VQ with the CZT clock.
This may be accomplished by driving the alignment generator at a sub-
harmonic, of the sampling clock. The outputs V01 or V03 or both should
contain a spectrum identical to that of Figure B-2 when monitored with
an oscilloscope. The oscilloscope gain may be increased to examine the
intensities of the suppressed lines. If they are present, then the
CZT filtering unit is not properly aligned. The location of the
suppressed lines may be ascertained by removing the Q or I input. If
the output spectrum matches that of Figure B-3, then the input signals
have been interchanged.
189
^.	 •^-+wry-,:	 .<_. ^^-s.--M z ^Y :^s•	
-	
::._.	 ^ . _ ... r. _ :	 ..._.
APPENDIX C
__	 ^qo
APPENDIX C
THE DESIGN AND OPERATION OF
THE ALIGNMENT GENERATOR
In order to emulate quadrature radar return signals, a signal
alignment generator was designed and constructed to produce quadrature
periodic square wave signals. The circuit in Figure C-1 was utilized for
that purpose.
The incoming square wave is sent directly to the clock input of one
D type flip flop (FF) and, at the same time, is complimented by use of a
NAND gate and sent to the clock input of the other D FF. Due to the fairly
low frequency of the system input, the delay associated with the NAND
gate can be neglected. The clear and preset inputs to both FF's are
disabled by typing them high. Since a D FF is triggered by a rising edge
on the clock cycle, the effective output frequency is one half of the
input frequency. The cloc'ing signals to the D FF's are 180 degrees out
of phase, which yields signals out of the divide-by-two circuitry that
are 90 degrees out of phase. This is demonstrated in the timing diagrams
in Figure C-2. The top signal is the input square wave (CL1) from the
controller board. The second waveform is the complementary clock signal
(CL2) from the output of the NAND gate. The third and fourth waveforms
are the outputs (Q i and Q q ) of the in-phase and quadrature FF's respectively.
Note that the outputs only change on the rising edges of the clock inputs.
By connecting the complementary output (Qi) to the input of the in-
phase FF, the in-phase FF will operate in a toggle mode. The complementary
output of the in-phase signal (Qi ) and the quadrature signal (Qq ) are
191
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NANDed together and the resulting output is used as the input to the
quadrature FF. The output of the NAND gate only goes low when both
inputs are high. For that case to be true, the quadrature signal (Q q )
must be high and the in-phase signal (Q i ) must be low (state A). With
the output of the NAND gate in the low state, the next CL2 rising edge will
cause 'the quadrature FF to toggle into the low state (state B). This
change in the quadrature output to the low state will cause the output
of the NAND gate to go high. One half cycle late, CL1 will produce a
rising edge which toggles the in-phase outputs (state C). The change will
not affect the output of the feedback NAND gate therefore the input to
the quadrature FF will remain in the high input (state D) and the resulting
output will cause the output of the NAND gate to go low again (state E)
after the next CL1 rising edge and the cycle begins again. The input
to the quadrature FF cao be seen in the fifth waveform displayed in Figure
C-2. This arrangement will assure that the quadrature (SIN) channel refer-
ence signal will always lag the in-phase (COS)'channel by a quarter period.
The output signals from the`FF's are buffered by the diode, transistor,
and resistor circuits before being converted to analog signals by the
LM301 operational amplifiers (op amps). By careful selection of the re-
sistors used in the op amp circuits, the output analog signals can be
balanced.
In order to provide stable spectral lines at the output of the CZT
filter, the alignment generator should be synchronous with a sub-harmonic
of the CZT clock signal. This signal is obtained by tapping outputs from
the CZT clock signal counter (ZG1) on the controller board. For ease in
192
presentation on the oscilloscope, the fifth sub-harmonic (1/16 of the
CZT clock rate) was utilized (pin 7).
193
r
J	 r.
Z
V 
IW
	
r
CD	
caCo	 co
ip	 Y
L1N Q M O JM N M
Y ~ Y
L4 M tV N M N
O O
, O O
odN N O
]*L ^ N ^--
r- N N
N
^a^..^
If
I^ N Z
t ^Y
^.
.-
aR cZ9
'k J
^
N
NO .)
Y
N Q
N N D D LLO
+ Ln
+ ^:
Ln
N
N
Ln
_
V
N
J
LA-1 LA
M
r
N
r-
m 00
J
LU
Z
r
?^ IO ^ CD <T	 jd n
Z U
LLI
{U r-
J LAJ
he
U
Co
W
4  J
CL
H
^
CL M
r
r- N r— D
a
^o
gv
CA.z
'^;`-^^_:.^^
	 use..°.'^< ^ ^,• t	 ^_.	 -
My
R
Co
C9
N
W 
0-4U-
J C7	 cr
v	 v
195
APPENDIX D
)9&
^t
1
APPENDIX D
PARTS LIST FOR SCATTEROMETER
SIGNAL PROCESSOR
I. Controller Board
Number Device
8 SN7474N Dual	 D flipflop,	 TI
7 SN7408N Quad 2-input NAND Gate, TI
15 SN74193N Binary up-down counter, TI
2 316A102 Allen Bradley resistor package
2 C2708 EPROM INTEL
3 SN74174N 4 bit bidirectional 	 shift register, TI
2 SN7417N Hex Buffer/Driver, TI
3 SN7432N Quad 2-input OR gate, TI
7 SN7404N Hex Inverter, TI
1 SN7430N 8-input NAND gate; TI
1 P8205 1 of 8 binary decoder, INTEL
2 SN74273N Octal
	
D flipflop w/clear, TI
3 P8212 8 bit input/output port,	 INTEL
1 SN7411N 3 input positive AND gate, TI
1 SN74LS112N Dual J-K flipflop (neg. edge), TI
II. Digital Board
Number	 Device
16 P2111 RAM,	 INTEL
5 SN7474N Dual D flipflop, TI
8 P8216 4 bit bidirectional 	 bus transceivers,
	
INTEL
8 SN74273N Octal	 D flipflop w/clear, TI
8 SN7408N Quad 2-input AND gate, TI
4 SN74LS352N Dual 4-line to 1-line data selectors, TI
'14 SN74283N 4-bit binary full address, TI
5 SN7404N Hex inverter, TI
2 'ADC-HSI2BGC Datel A/D Convertor
2 MPY-12AD TRW 12 x 12 Multiplier
4 64503 Spectrol Trim Pot 20 turn 50K
2 18M Resistor
2 1M Resistor
3 1K Resistor.
Unless otherwise specified:
G	 All resistors 14 watt 5/
All Capacitors CTC mono cap 10%
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III. Analog Board
Number
27
18
17
15
4
8
4
4
4
2
2
2
2
4
Number
Capacitors
0.1 mf
33 pf
0.01 mf
0.001 mf
5 pf
560 pf
470 pf
470 pf silver mica 50V 5%
420 pf silver mica 50V 5%
39 pf
1.0 pf electrolytic hermatically sealed
330 pf
1500 pf
10 pf
82 pf
Resistors
56K
39K
21K 1%
12AK 1%
18K
2.7K
14.7K 1%
8.66K 1%
39K
200 K
150052 1%
1K 1%
6800
5.1K
IOm
10K 1%
6.8K
178052 1%
8200
1.2K
470Q,
15057,
10052
47Q
200P 1 %
5K
lm
2.32KC 1%
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III. Analog Board (continued)
Number Resistors
2 7.5K 1%
2 8.2K
4 100K
2 4.7K
1 5360
10 .51St
Number Trim Pots
6 64502 Spectrol 20 turn 5K
4 64003 Spectrol 20 turn 10K
2 64102 Spectrol 20 turn 1K
Number Integrated Circuits
18 LM 308A Operational Amplifier, TI
15 LF 356P Low Offset Monolithic JFET Input, TI
Operation Amplifier
2 'LM 301A Operational Amplifier, TI
3 P2708 or P2704 EPROM INTEL
4 DAC-HAl2BC Datel D/A Convertor
4 DS0026CN 5MHz 2-Phase MOS clock driver, NATIONAL
1 R5601-1 Reticon Quad Chirp Transversal	 filter
Number Transistors and Diodes
8 SD210, SIGNETICS
5 IN4448, TI
2 IN703A, TI
1 IN753A, -TI
1 IN756A, TI
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Display Interface
Number Device
1 SN7404N Hex Inverter, TI
1 SN7432N Quad 2-input OR Gate, TI
1 SN7408N.Quad 2-input AND Gate, TI
2 SN7417N Hex Buffer/Driver, TI
1 SN7474N Dual D Flip Flop, TI
20 A8316A102 Allen Bradley Resistor Package
20 SN74LS273N Octual D Flip Flop w/clear, TI
20 TIL305 Alphanumeric Display, TI
2 P8205 3-to-8 Decoder, INTEL
2 MTXA1 Matrox Alphanumeric Display/Keyboard Controller
1 MC14490 Hex Contact Decoder, MOTOROLLA
1 Hex Keyboard CHERRY B65 Series
4 SN74366AN Tri-State Hex Buffer, TI
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APPENDIX E
DRAWING LIST FOR SCATTEROMETER
SIGNAL PROCESSOR
Description
Display, Section 1
Display, Section 2
Display, Section 3
Display Driver, Right Half and Keyboard Controller
Display Driver Left Side
Keyboard
Display Data Buffer
Signal Conditioner for the I Channel(L-•Band)
Signal Conditioner for the I Channel
(C-Band)
Signal Conditioner for the Q Channel
(L-Band)
Signal Conditioner for the Q Channel
(C-Band).
S/Hand Signal Splitters
Sine and Cosine ROMS
Cosine Chirp Premultiplier
Sine Chirp Premultiplier
Summing Circuitry
CZT Filter
0 1 Signal Extraction Circuity
02 Signal Extraction Circuitry
A/D Converters and Squares
I and Q Summer
Identification
3556.01.01
.02
.03
.04
.05
.O6
.07
3556.05.011
.012
.021
.022
.03
.041
.042
.043
.044
.05
.06
.O1
3556.06.01
3556.07.01
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Identification Description
3556.08. Accumulator and Memory
.01 Preprocessor.MDR and Byte Selector
.02 Preprocessor Memory Data Bus Multiplexer
.03 Preprocessor Memory Address Register
.041 Memory
.042 Memory
.043 Memory
.044 Memory
.051 Multibus Interface Logic and Buffers
.052 DMA Address Registors
.053 OD Gate, R/W Gate and EO-E7 Buffer
.054 CZT Synchronization and Gating
.06 Accumulator Adder
.07 Reset Circuitry
3556.09.01 DMA Transfer Controller
.02 DMA State Controller
.053 Clock Generatar and Clock EPROM
Address Register
3556.10.01 NERDAS Interface
3556.10.02 Bi-O L Interface
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FLOW CHARTS FOR THE PROCESSOR SOFTWARE
I
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^ oy
RESET MODULE
RFPD:	 W	 1.4
Reset fron
Panel
Display
Accept:	 1.8
Wait Loop
I
RESET MODULE, C- and L-Band Scatterometer Data Processor
Entry
RESET:	 1.1
Disable
Interrupts
INI59:	 1.2
Initialize	 Set to accept Interrupts
8259 &	 For keyboard entries; RUN & HALT,
CZT-Board	 LOAD DMA Address Registers
INIBU:	 1 3
Initialize
Data
Buffers
RFLAG:
Reset
	 Vectored
Alarm &
	 Interrupti
Flags
	
	
Interrupt 
Processor
RESIP •	NV	 1.6	 1 = 0,2,•,
R	 7eset
Interrupt
Processor	 X
DECFG	
= Q
	
1.7	 DISFG
Enter
Enable	 NNBR = 1
Interrupts	 c(Staak) _ 'b' (blank)
INI59
W,
RESET Module:
INI59, Initialize 8259 Interrupt Controller, set Addr. Registers
1.2.1
Issue ICWI and ICWZ to DAH & DBH,
ICWI . A7A6A5 10110
ICW2 - A15A14 ... A8 - 1st VECTOR ADDRESS
Issue OCW1 to Loc. DBH,
OCW1 - 02H, Masking the End-o£-Convert
(EOC) or Integration Timer interrupt
Initialize CZT Address Registers
Send least significant part of
'SPWR' ADDRESS to port OAH, and
most significant part of ADDRESS
to port OEH
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INI
RESET Module:
INIBU, Initialize Buffers for Data
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4>
RESET Module:
RFPD, Reset Front Panel Display
RFPD: 1.4
Clear Puts '0' in each led
of the Display
Load Display Length Registers
Addr 1210 	STATUS DISPL i , 1-1, 13
1 - NERDAS Status
2 - Buffer Length
3 - Time Cycle
B pg. 17	 4 - Altitude Over-ride
RFPD1:	 5 = Velocity Over-ride
6 - Pitch Over-ride
7 = Roll Over-ride
S = Drift Over-ride
13 character
1	 ID Field
^ b r	 12 - '-' character
13 - 'b' or '-'
DG -,-' b'	
'b I  (b lank)
i	 Digit Display
Addr = 1410
DGi , i=1, 5(Digit b,-'Splays)
1
2
3
	 111, 1 2',..., 19'
4	 or ' . '
5
209
1 4- Storage Arrangement
for Alarms & Flags
ALFLG: 0; NERDAS
0; Buff Length
0; Time Cycle
0; Alt Over-ride
0; VEL Over--ride
0; Pitch Over-ride
0; Roll Over-ride
0; Drift Over-ride
0; Calib Err
0; Pass1 Flag
WAIT: 0; Wait Flag
EOC:	 0; Convert Flag
LNCT: 0; Line CNTR
STGSV:20H; Character:
20H; Save Area
20H;
20H; < 50 BYTES
RESET Module:
RFLAG, Reset Alarms, Flags, and Over-ride Values
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RESET Module:
RESIP, Reset Interrupt Processor
Entry
RESIP:	 1.6
X	 Reset Digit Counter, Decimal,
DECFG	 Display, Enter, and Negative
DISFG =0	 Flags
ENTER
NNBR4-1
Fill ASCII CharacterC (stack i){-'h	 Save Area with Blanks
Exit
1
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RESET Module:
ACCEPT, Wait Loop for Keyboard Entry Interrupts
Entry	 J 1.8
ACCEPT-:
Go to
'ALOOP'
ALOOP :
	 1.9
Go to
'ACCEPT'
1
Vectored
Interrppt-i, i=0, 2,..., 7
I
t
1
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INTERRUPT PROCESSOR
Interrupt-0, Keys labelled 0, 1,..., 9, CHS, and
0.0
Entry
0.1
RDKEY:
Read	 c(INDIGy*Key Value
Key	 From Front Panel
Value
	
0.2.a.	 0.7
c (INDIG):1	 DECIM
	
0.2.b.	 0.9
c (INDIG):	 CHS
	
0.2.c.	 0
c(ENTER):	 PARM
	
0.2.d.	 0.15
c(X): 5
	
ERR1
DGSTK:	 0.3
Stack	 Save Character
Digit	 & Echo Value
Pattern	 to Front Panel
c (X)*-c (X)+1	 0.5
Send EOI
Return	
0.6
to 1.8	 213
INTERRUPT PROCESSOR, Interrupt-0
RDKEY; Created by a digit key on Front Panel
.1
Entry
Acc. A+	 Load Acc. A
'GET KEY'
	 with COMMAND
Command
r
Put c (A) on
Data Buss
Output
COMMAND
to Unit
Input
Key
Value
Acc. A gets
(Data) - Key Value
c(SNDIG)-4 	
Save Key Value
c(A)	 I at Loc. INDIG.
Exit
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INTERRUPT PROCESSOR, Interrupt-0
DECIM; Digit Key Value > 11
.7
Entry
>	 Invalid Key
c (INDIG):	 ERR1	 Entry
c(DECFG):
c (DECFG)7 (X
c (X )-(-c (X)+l
NT:NV 0.18.2.1
Echo '.'
to Front
Return to
2.6	 J
,4;;
i
INTERRUPT PROCESSOR, Interrupt-0
CHS; Digit Key Value-10
0.9
Entry
c (NNBR)+-
c(NNBR) *(-1
FRPNT:	 0.18.2.1
Echo '-'	 Cursor = 1310
or 'b'	
ADDR = 12
	
To front vani
	 10
RETURN
	 1
to 0.6	 l
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INTERRUPT PROCESSOR, Interrupt-0
PARM . (Enter )# 0 & Digit Key Value < 9
0.11
Entry
	
(Enter):	 DISPL
a
0. 15
	(INDIG) : 3	 ERR1
0.21
	^(INDIG):	 ACPRM
>
0.15
Invalid
ERR1	 Key
Entry
217
0.19
(STACK)
ENTER
DECFG	 {- 0
NNBR
DISFG
Return to
0.6
1
F
two_-
0.16
Enter	
s
SFG) : 0^-
0.15
ERR1	
Invalid
Key
Entry
INTERRUPT PROCESSOR, FARM Module
DISPL: Digit Key Value < 9, c(ENTER) f 0, c(ENTER) 0 1
C(INDIG):3
0.18
Compute ADDR of
CNVRT Parameter & String,
Convert Value into
ASCII @ PARR i-
c(STGSV + c(INDIG)*6)
0.18.1
DSPAD F	 Compute Addr of
c (PCAR +	 Parameter ID
(c(INDIG)-4) String
*4)
WRID:	 .2
Write ID &
Value to
Front Panel
Return
to 0.19	 Pg. 12
PCAR: 'DRF =' ; Character
'ROL ='	 Strings for
'PTC ='	 Front Panel
'VEL ='	 ID Field
'ALT ='	 Displays
218
r
INTERRUPT PROCESSOR, PARM Module
ERR1; Digit Key Value < 9, (ENTER)-0, c(X)>5
Entry
Disable
Interruptall
CHG Mask
	
Reset Interrupt
to ACCEPT	 Controller to Respond
'CLR'or	 only to 'CLR' function
'RESET' on1
Flash Front Panel
FLASH	 @ 500 ms intervals
until 'CLR' or 'RESET' Keyed
i
i
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INTERRUPT PROCESSOR, PARM Module
ACPRM; c (ENTER)O0, c (ENTER)-1,.3< Digit Key Value < 8
0.21
rntry
Calculate Address
ADDR;P Pointers for Parm
Value, ID String,
and Value String
Save Location:
VADDR-PARV+(INDIG)-4)*2
0.1
	
.2 ID - PCAR + (c(INDIG)-4)*5)
STRNG - STGSV + (c(INDIG)-4)*5)
WRID
(ID,5) Display AppropriateCharacter String on
Front Panel ID Field
Save c(STACK) at
c^(STRG
	
.). EvaluateSTKST Value at ;c(VADDR)
PARV: 0 ; Values Store
0 ; In FLTG Point
1.
Set Appropriate 0 Form
SBOR Bit in Over-ride
Flag Word	 STGSV: 0 ; Character String
0 ; Saved from Front
Compute Address
CADL of Display Warning
PCAR: DRF
;'Panel Entries
=	 Character
Led	 DISPD-
c(DSAR+C(INDIG)) 'ROL ='; String forF/P ID
0.18. .1 Field
Write an '*' 'ALT='
FRPNT
to Led (DISP).
Return
to 0.19
220
Reset Part of
Front Panel
Display
INTERRUPT PROCESSOR, Interrupt-0
DGSTK; Digit Key Value < 9, '(ENTER)-0. C(X)< 5
221
.4
INTERRUPT PROCESSOR,
RFPDP; Reset Part of Front Panel, Interrupt-0, °(INDIG)<10,
(ENTER)-0, c(X)-0
1
Entry
RFPDP: k
Load
Cursor
w/5
i=1
<
:8	 —
i-i+1
B) p8. 4.0RFPD1:
DISPL1+4
W
f	
'
i
INTERRUPT PROCESSOR, DISPL Module
WRID; Write ID to Front Panel, Interrupt-0, c(ENTER) f 0, c (ENTER) #l,
c (DISFG) # 0, c (INDIG) < 9
.2
Entry
Reg. H, L - ADDR of ID string
REG H, L+
c(DSPAD), to be displayed. Set Cursor
CURSOR + to Point to field on front
ID Field Panel.	 Set Reg B - NER of
Characters (4).
Ny 0. 18, .1
Write to front Panel
FPRNT	 a Sequence of i characters
from the location - q (REG H,L)
Reg H,L f-	 Reg. H,L - ADDR of Character
c5(PARR),	 String for Parameter Value
Cursor +	 to be Displayed. Set Curs r
Digit Field
	
	
to Point to Front Panel Digit
Field. Set Reg. B - NBR of
Characters
0.18.2.1
FPRNT
Exit
.INTERRUPT PROCESSOR, DISPL Module, WRID Module
FRPNT, Output Character String to Front Panel,
Reg J,L . ADDR of ASCII String to Display
Reg B - NBR of Characters
.1
Entry
Load
Display
Status'
Get &
Send
Character@ c(H,L)
Step
c (H, L) &
DECR c(B)
c(B):0
-Exit
Set Display On, BLNK OFF,
Curser On, Index On/Down
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rINTERRUPT PROCESSOR
INTERRUPT-6, Reset Key Response
Entry
6.0 (=1.1)
RESET
INTERRUPT PROCESSOR
Interrupt-7, CLEAR key Response.
Entry
7.1
Blank
Digit
T Vn I
7.2 (=1.6)
X
DECFG	 Reset
ENTER +0	 Interrtupt
DISFLG	 Processor
INTERRUPT PROCESSOR
DISPLAY, INTERRUPT-4, Function Key I DISPL I Depressed
0
Entry
\V 4.1
C(DISFLG)4-1 4.2
c(ENTER)4-2 I
5.2
Flash Front
Panel LED's
Once
5.3
RETURN .
to 0 53
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ide
0
!!'la
1 t 2
Word
3
lilt
5 6
Assignment
7
o w tc N oz z H
0 o w r r+ r" nK rr
~K x aC C fn
W W M
o.
.. ..
c(ORFWD) {-
	 Over-i
c(ORFED).OR.	 (MSI
C(PADDR)
Exit
:^rn
INTERRUPT PROCESSOR, PARM Module, ACPRM Module
SBOR; Set Bit of Over-ride Word, Interrupt-6, c(ENTER) 1,
3 < Digit Key Value < 8
0.21.1.1
Entry
rOR' Pattern Storage:
ORFWD: OOH; Over-ride Flag Word
ORWRD: 20H; Drift Mask
1OH; Roll Mask
Compute ' OR'	
08H; Pitch Mask
Pattern
	
04H; Vel Mask
=	
02H; ALT Mask
Address
PADDR	 PADDR ORWRD+c (INDIG)-4
Bit Position-BPOS- c(INDIG)-1
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monism ^zew^zewA..n.,..
^
}^q
... mien ^ "^..*+^.. 
^r,
	 'w,^,	
..k •R$#4`a^^.Q.a",.`,a,^..., ...: .. _.. 	 _.^..	 . _.^..	 ...._
	
_ _n^._	 ..	 ...
i
5
INTERRUPT PROCESSOR
ENTR, INTERRUPT-5, Function Key, 'ENTER', Depressed
5.0
Entry
1
c(ENTER)+1
5.2
FLSH1	 Flash Front Panel
LED's Once
5.3(=0.5)
Return
to 0.5
' .yr
i-
INTERRUPT PROCESSOR
HALT, Interrupt-3, Front Panel State Key, 'HALT', Deressed
3.0
Entry
3..1
Reset Set up Interrupt
Interrupt Mask for Interrupt-6
only Recognition
3.2
Build a Fill Frame
'F' for End of File
Buili3.3
Fr Identification
Write 50 fill
WRI50 frames to the
Y
Output
3.4
RFPD Reset Front
Panel
3.5
Enable
Interrupts
	
NV	 3.6
	
IDLE	 Enter a Wait
Loop until 'Reset'
is Depressed
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ty
1^7jb
RUN MODULE
aINTERRUPT-2, Key Labelled 'RUN'
RUN Module
Entry	 2.0
2.1.1
Reset Interrupt Mask
INITIAL	 Read A/C NERDAS and
Set Over-ride
Set and Start CZT
SIGMI	 Evaluate
ao' (OLi), 1-1, 8
'EOC	 Wait for end of
Integration Cycle and
Interrupt from CZT
1.1.1
SIGM2	 Acquire CZT Data
and Evaluate
8o (OLi), 1-1,8
1.1.5
Write time Correlated
WRITE	 Data to Output
in Bi ^-L Format
I
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INTERRUPT-2 PROCESSOR, RUN Module
INITAL, Key Labelled 'RUN' depressed.
2
Entry
NWV 2.1 ,1
Reset Interrupt Mask to
RMSK	
.Accept 'HALT' and
Integration Timer (EOC) only
Read NERDAS into TEMP1/2
Perform Validity/Over-ride tests
NF.RDX
	 Set appropriate alarms and
flags.
Exit
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4
INTERRUPT-2 PROCESSOR, RUN Module, INITIAL Module
RMSK; Run Mask Set, Interrupt-2, 'RUN' Key Depressed
i
2.1.1
Issue OCWi to the 8259, Location
OODBH, for Mask;
OCW1 @ OOF5H, Masking all but
'HALT' and 'EOC' Interrupts
233
Y
INTERRUPT-2 PROCESSOR, Run Module, Inital Module
NERDX; Interrupt-2, SIGM1 Module
Reg(H,L) - Destination Starting Address
2.1.1
Entry
2.1.1.]
NERDZ	 Decode & Block A/C Data
Into TEMPI/2 Buffer
Using General NERDZ Routine
2.1.1.2
Replace Over-ridden Values
VALID	 with Value Read from Front
Panel. Compare other Values
to Allowable Limits & Replace
as Necessary. Set alarms as
Required.
Exit
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7
k.
INTERRUPT-2 PROCESSOR,;RUN Module, INITIAL Module, NERD1 Module
NERDZ: NERDX Routine, SIGM1 Module, Interrupt -2
Decode b Block A/C Data into TEMP1 or TTMP2 Buffer
2.1.1.1
Storage Arrangement:
Entry
TEMPI:	 0 ; BCD Values-of
0 A/C Data, Each
0 ; WORD = 4 LSB's
j=1or2
k = -107
0 ; Of 107 WORDS
0 Of ACBLK, Thru
DeviceNo
>
0 Run Number
Ready
TEMP2:	 0 ; BCD Value of
Yes 0 A/C Data, each
0 WORD=4LSB's
(TEMPI/2 .
(k+107+(J- )*107)
(ACBLKk+117
 ) 0
0
... 0
k4-k+l
k:0
Exit
5
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INTERRUPT-2 PROCESSOR, RUN Module, INITIAL Module, NERD1 Module
VALID: NERD1 Routine, SIGM1 Module, Interrupt-2
Converts Time & Other A/C Parameters
to FLTG Point. Where Appropriate, Over-ride Values are
Subatituted & Alarms & Flags are Set.
2.1.1.2
Entry
Time is Converted
TCONV	 from BCD to FLTG
Point Value (SECS*p)
Saved at FLTME(<10 )
Altitude is checked &
HFLTG	 Converted to FLTG Point
& Saved at Alt in Feet,
Unless Over-ride Set
If Not Over-ridden
DFLTG	 Drift is Checked & Saved
as Radians, FLTG Point.
I£ not Over-ridden
FROLL
	
Validate Roll, CHG to
FLTG Point & Save (Radians)
If Not Over-ridden, Check
FPITC	 Convert Pitch to FLTG Point
(Radians) & Save
If not Over-ridden, Check &
FGSPD	 Convert GND Speed to FLTG
Point (Knots) & Save @ VEL
Exit
FLTM9: ;Cell Time
ALT:	 ;Altitude
DRFT:	 ;Drift (RAD)
ROLL:	 ;Roll (RAD)
PITCH: ;Pitch (RAD)
VEL: ;GND Speed
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INTERRUPT-2 PROCESSOR, RUN Module
SIGM1; Key Labelled 'RUN' depressed.
Entry
C Pg 38
SIGM2
2.1.2
Evaluate Cell Sizes
CELLZ ILi , i - 1, 8
2.1.3 Compute Integration time, IT
Compute Number of Sub-Records, NS
	
STINT	 Set and Start the
CZT board Integration
and timer.
2.1.4, 2.1.5
Compute Buffer Length, NL
	
LBUFF	 Initial or Adjust
Buffer Poiners for Loading
And for Write-Outs.
2.1.6
Evaluate Sub-Parameters
	
SIGA	 And Then The Term
6o ' i , i = 1, 8
2.1.6
	
WLOOP	 Set c(WAIT) = 1, Loop Until
CZT Integration Timer
Interrupt-1.
-- - - - -  2.2. SIGM2
Pg 36
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INTERRUPT-2 PROCESSOR, Run Module, SIGM1 Module
STINT; Start Integration
2.1..3
Entry
Evaluate
STINT	 NS=[(Tk/512)fs+0.5]I
Send Value of NS to
CZT Board, starting
Integration
Exit
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INTERRUPT-2 PROCESSOR, RUN Module, SIGMAI Module
LBUFF Submodule, BUFFER Load Set-Up
2.4
Entry
NPASS):	 Tc-2TI
_.3
NL-
[(HTANA L 0 z+0.5)1
Set BUFFER
NL:128 Over-Flow
Alarm
N L
	 {- 12 8
r
2.5
< MX-NL 2
Mo+NL^+10
c (NPASS ) . KT=[MX/MO]R
NLo-NL
>
o(MX)'-e(MX}F
KT-[MX/Mo]R
Lori,'-	 Take Care of LP<0
f[MX-NL(T
TAN9D
ANOL8)]	
_
I/Mci.
For i-1,8
K0- MX-NLo M  R
239
Exit
INTERRUPT-2 PROCESSOR, RUN MODULE, SIGMI Module
SIGA; ao' i evaluation
2.1.6
Entry
	
	
Evaluate
PCH, PCV,
(or PCC, PCV)
And PNZ
J=1
	 >	 SIGA2	 EXIT
i:8	 <
i=iH
	
01.0Lil	 >
	
<	 I	 ---
-
r
Adjust eLi
ro I'()T.4 .f > I ^ l
SIGAl
Evaluate:
TANBZ1' of Li' XT, YT,
Xi, Yi, XD, "Di
Ri, fdci , Bd i , Bai,
NFi , fact , PRL,
Z(fac i), Ai(if BMW-C)
SIGM2
Pg36
INTERRUPT-2 PROCESSOR, RUN. Module, SIGMl Module
WLOOP; Wait Loop.
2.1.7
y;
II
I
I
INTERRUPT-1
2 . 'I2.	 S IGM2
Pg 36
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INTERRUPT-1 PROCESSOR, RUN MODULE
SIGM2; End of Integration Time (EOG), Or
Exit From WLOOP With IEOC Set.
1.2.1
Entry
B Pg33
WLOOP
(WAIT): 0	 ^ (WAIT) <- 0
#	 (IEOC) 4- 0
c (IEOC) 4--1
Transfer CZT Spectral
	
DMA
	
Data Into p-P Memory
Evaluate Calibration
And Polarization Power,
Set Flag Bits, And
Alarms If Appropriate
SETAL
CALCK
Return
	
^ Pg3lA
242
t
L .i -Z;
 :
INTERRUPT-1 PROCESSOR O RUN Module
SIGM2: (Cont. A)
Pg36
1.2.3
i=1
i>8 y
	
LOAD
	
B I Pg38
n
i=itl
r
a
1.2.3a
Perform Power Summation For
POWERJ Band -i
PRi=E Spectral Lines
NF 
1.2.3b
Look-Up GrGt for BAND -i Using
0" , And If Appropriate Look-UpGAIN	 Beamwidth, BMW,, Using O'Li
1.2.3c
If Not Already Done, Evaluate
AREA	 Aj, For Band -i, Using 0 L AndBMW,
1.2.3d
SIGB	 Evaluate Final SIGMA-ZeroBoL,, or 8oxi'
243
r;,Rw*.,emu,
INTERRUPT-1 PROCESSOR, RUN Module
SIGM2; (Cont. B)
B	 Pg35
1.2.5,
1.2.6
Write Appropriate Output
WRITE	 Line To The Bi-Phase-L
Interface, Set c(NPASS)-1
1. 2.
NERDX	 Read A/C Data 8.Clock Time, T k , Into
TEMP2
1.2.8,
1.2.
TCALC	 Calculate Cycle Time, TC
Move Tk to
1.2.10
c (TFLG) f- 0
(TFLG):0	 RTFLG	 Clear W From
Front Panel Time Alarm
PB3l
C	 SIGM1
i
244
iINTERRUPT-1 PROCESSOR, RUN Module, SIGM2 Module
SETAL; SETS ALARM FLAGS ON FRONT PANEL
Entry
4.3.1
ASTR:2AH;'*'
Set F/P Cursor-3
Set c(H,L)-ASTR
	
ASTER	 Set REG B-1( TFLG ) --1
Write '*' To
	
FPNT
	 Front Panel
Exit
i
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INTERRUPT-1 PROCESSOR, RUN Module, SIGM2 Module
DMA; Initiates DMA Transfer of CZT FREQ Components
Entry
4.3.3
IV	 CZT1 EQU 08H
OUT CZT2	 CZT2 EQU 09H
CZT3 EQU OAH
CZT4 EQU OBH
Exit
	
SPWR:O
	
;512 x 32
	0 	 ;BIT
	 	 ,;BUFFER FOR
0 ;SPECTRAL
0 ;POWER
246
INTERRUPT- 1 PROCESSOR, RUN Module, SIGM2 Module
CALCK; Evaluate Power Transmitter; and Decodes
Polarization (For L-Band System)
Entry
4.3.6
Using Constant Filter Index,
MC- [ FCAL * TR + 0.51 T , FCAL-Calb. Freq.
	FILTL	 Evaluate PT-SPWR(c(MC)*3Z)*CR,
Where CR-correction factor. - Get noise index,
MN-{0.6*MC}II,
Evaluate PN-SPWR ( c(MN)*32)
	
MC:	 ;Index, CALIB.
PTR-PT / PN	 MN:	 ;Index, Noise
	
STD:	 ;CALIB. Standard
-	 Set CALIB Alarm
PTR:STD	 CALRM
	 On Front Panel
Evaluate Filter Index
For Polarization Tone
r	 FILTP	 MN={f *TR+0.5} where fp - polariz. freq.
EvaluatE PP-SPWRl
c
 (MP)*32)
Evaluate PTP=PP/PN
Set Polarization
Flags and
F Gain Flags
J
<	
Exit
PTP:STD	 HPOLZ
w	
VPOLZ
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u
	
^a ^esz"®al. .,. .
,,a'
 +k tfi'y,(,s:.' ^•'1 '... Ys°.',9,'.tiL'ru^:ba	
-i•,..	 ,....re_	 .._._....	 _ _._...	 _	 .._.._.	 ...	 .. .......	 .	 .. J
INTERRUPT-1 PROCESSOR, RUN Module, SIGM2 Module
POWER; Computer Spectral Power for Each Doppler Band
Entry
SPWR:O
	 ;Spectral
0	 ;Power
PR = 0
	 ;Buffer
= -NF
j = PPLi	 0
+NF
0	 ;512x4 Words
PRj +
SP WR1 #j)*4
+c(PRi
	
PR:O	 ;Received Power
k=k+1
0	 ;For Each
	
0	 ;Doppler Band
K:0
	
0	 ;Up to 8 Values
Exit
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INTERRUPT-1 PROCESSOR, RUN Module, SIGM2 Module
GAIN; Determine Gain Values From Table (L-Band)
4.3.7
Determine Type of
Transmit/Receive
Configuration; I. E.,
'Like' or 'Cross'
Calculate Gain
Table Index As
Function of Polz
And ICON (like, cross)
4INTERRUPT-1 PROCESSOR, RUN Module, SIGM2 Module
A
SIGB; Computes aoLi or 0o XiFor Each Doppler Band
Entry
Calculate
X =
Got (6 Li ) -PWR i
Calculate
80(0Li).X/03Gi
Save
80(0Li)
Exit
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LOAD; SIGM2 ROUTINE, INTERRUPT-1
Computes Pointers into Out-Buffer, Moves
Nerdas, 8o(ak) Into Appropriate Lines
And Columns. Moves Balances of Other
Out-Put Parameters Into Out-Buffer.
Entry
4.3.10
Evaluate Line Pointer For NADIR &
For Each Look Angle
LPONT	 LPkk=(DF /256)*N,k=1, 8.
LINEk-MOD((LDPTR-LP ),(N+10)),k-1, 8
LINE -MOD(LDPTR, (410))
n
Move CY 0 (0 ) to LINE , Col Of The
MOVES	 Output Buffer. Also, Move Values
of PT, Polz, Alarm Words, Over-Ride
And Flags To Output Buffer LINE
n
MOVEN	 Move Nerdas Data Into
Approriate Segment of Line
( Exit
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1
4..
LOAD; SIGMZ 41OUTTNE , INTERRUPT-1
Computes Pointers into Out-Buffer, Moves
Nerdas, 8o(ak) Into Appropriate Lines
And Columns. Moves Balances of Other
Out-Put Parameters Into Out-Buffer.
Entry
4.3.10
Evaluate Line Pointer For NADIR &
For Each Look Angle
LPONT
	 LPkk=(DFAk/256)*N,k=1, 8
LINEk-MOiD((LDPTR-LP),(N+10)),k=1, 8
LINE n=MOD(LDPTR, (410))
Move Q0 (0 ) to LINE , Col Of The
MOVES	 Output Bu^fer. Also, Move Values
of PT, Polz, Alarm Words, Over-Ride
And Flags To Output Buffer LINE
n
MOVEN	 Move Nerdas Data Into
Approriate Segment of Line
Exit D
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INTERRUPT-1 PROCESSOR, RUN Module, SIGM2 Module
WRITE;
Entry
LNCT:NLkdOutput Until<
 Has Been
 Place Outbuff Line Nbr
=
c (OTPTR) into a
PUTIT	
Bi O-L Frame, Packed
BCD. Afterwards, Backfill
 J	 Outbuff Line With -999.
c	 Adjust Outbuff Line(OTPTR) 4-	 Pointer, Taking Care
^(OTPTR)+1	 Of Over-Flow Case.
'r
^ (OTPTR) f-
c(OTPTR) +1	 (OTPTR):0
f
c (OTPTR) <-
'^ MOD (c (OTPTR),
Mo)
OUTPUT BUFFER LINE CONTENTS
BYTE (BCD)
ADDRESS CONTENTS
XX 00 *0.1
01 *1	 SEC
02 *10
03 *1
MIN
04 *10
05 *1
HRS
06 *10
07 *1
DAY
08 *10
09 *1
MONTH
OA *10
OB *1
YR
OC *10
OD *0.1
OE *1	 LAT, MIN
OF *10
10 *1
11 *10	 LAT, DEG
12 SIGN
BYTE (BCD)
ADDRESS
	
CONTENTS
	
XX 13
	
*0.1
	
14
	
*1	 LONG, MIN
	
15
	
*10
	
16
	
*1
	
17
	
*10
LONG, DEG
	
18
	
*100
	
19
	
SIGN
	
1A
	
*1
	
1B
	
*10
	
1C
	
*100
ALT
	
1D
	
*1000
	
lE
	
*10000
	
1F
	
*0.1
	
20
	
*1
HDG
	
21
	
*10
	
22
	
*100
	
23
	
*0.1
	
24
	
*1
DRIFT
	
25
	
*10
	
26
	
SIGN
254
ADDRESS
XX 27
28
29
2A
2B
2C
2D
2E
2F
30
31
32
33
34
35
36
i
37
38
39
3A
38
BYTE (BCD)
CONTENTS
*0.1
*1
ROLL
*10
SIGN
*0.1
*L
PITCH
*10
SIGN
*1
*10	 GND
SPEED
*100
*1
*10
	 MISSION
*100
*1
*:10	 SEQ
*100
*1
FLT
*10
*1
LINE
*10
OUTPUT BUFFER LINE CONTENTS (CONT.)
BYTE (BCD)
ADDRESS CONTENTS
XX 3C *0.1
3D *1 THETA-A(1)
3E *10
3F *O.l
40 *1 THETA-A(2)
41 *10
42 *0.1
43 *1 TAETA-A(3)
44 *10
45 *0.1
46 *1 THETA-A(4)
47 *10
48 *0.1
49 *1 THETA-A(5)
4A *10
48 *0.1
4C *1 THETA-A(6)
4D *10
4E *0.1
4F *1 THETA-A(7)
50 *10
ADDRESS
XX 64
65
66
67
68
69
6A
6B
6C
6D
6E
6F
70
71
72
73
74
75
76
77
BYTE (BCD)
CONTENTS
*0.1
*1
SIGMA(5)
*10
SIGN
*0.1
SIGMA(6)
*1
*10
SIGN
*0.1
*1
SIGMA(7)
*10
SIGN
*0.1
*1
SIGMA(8)
*10
SIGN
*0.1
SIGN	 1
*1 PT
*10
	
(CALIB. PWR)
N
•'tr^,
I
OUTPUT BUFFER LINE CONTENTS (CONT.)
BYTE (BCD)
ADDRESS CONTENTS
XX 51 *0.1
52 *1 THETA-A(8)
53 *10
54 *0.1
55 *1
SIGMA(1)
56 *10
57 SIGN
58 *0.1
59 *1
SIGMA(2)
5A *10
5B SIGN
5C *0.1
5D *1
SIGMA(3)
5E *10
5F SIGN
60 *0.1
61 *1,
SIGMA(4)
62 *10
63 SIGN
256
OUTPUT BUFFER LINE CONTENTS (CONT.)
BYTE (BCD)
ADDRESS	 CONTENTS
	
XX 78	 Polarization (HH-11H, HV=IOH, VV-OOH, VH-01H)
	
79	 B'UF Alarm (0=OFF, I=ON)
	
7A	 Time Alarm (0=OFF, I-ON)
	
7B	 Calib . Alarm (O-OFF, 1-ON)
	
7C	 Over-Ride Bits
	
7D	 Last-Value Bits
	
7E	 FFH
End of Frame
	
7F	 FFH
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APPENDIX G
INTEL SBC 80/20 SOFTWARE
11M MACRO ASSEMOLQ4e VER Pea	 EApOpS a O-PAGE I
•«•ttt ►rrttrrtrrrtrt ►rattr^wttrttttt ►trtttrtttt•
i
I *EMOTE SENSING CENT-R
I TEXAS A6M UNIVERSITY
II PROJECT 35511iii t•rtrtrrttrrrrrrrtrrtttrrtrttrrtrtttr^rtt^ar^^r•
i
i
I OFSCRiPT104
I• sasoaaasasa
i
i
i
THIs PoOGRAM CONT AINS ALL SOFTWARE f3FVSLOPED
A`7R THE INTEL SHE 60/20 DURING PROJFC" 3556•
i THERE ApS 5 PROGRAMS WITHIN THE MAIN
I PRnGRAM • UPON FXFCUTEION nF THE PROGOAM9
i A MENU IS PP INT£CO THF USER MAY SELECT THE
I DESIRED PROGR A M FRCM THF MENU• THE SELECTED
I PROGR AM WILL FXF.CU'F AUTOMATICALLY. PQ ►`MPTING
I THE 0PSQAT7R FOR ANY ADDI T IONAL REQUIRED
I INFORMATION•
i
i
I THE 5 PROGRAMS ARE:
I
1 11 • S44PLS ACCUMULA T ION AND OMA TRANSFER'
I	 THIS PPIGRA y INI T IALI7°S THC CZT
I	 MAQDWARF• P gRFOPM5 SAMPLE ACCUMULATION,
I	 AND DOESTHF IM A TRANSFER TO THE SOC
I 8O/20 A T MF MCPY LOCATION 6000 HFX• TOi	 TERMINATE T H9 PRDG Q A M • HIT 'F.SC • WHEN
i	 PROMPTED FOR NUMBER O F RECOPOS•
i
1 21 @ SAMPLE ACCUMULA T ION•OMA TRANSFER AND
I	 TRANSFEQ Tr1 TI'
i	 THIS QROGQA M D;QFnQMS FXACTLY'AS PROGRAM
i	 1• EXCEP T o A T THE FND OF THE DMA TRANSFER
I	 THF DAT A 1S TQANSFF QF.O TO THE TI Q90 MINI
i	 COMQUTFR• THE PQOGQAM Q TX9090 9 MUST
i BE QUNNING ON THE TI FOR A TRANSFER TO
I	 TAKE PLACE•
i
I SO • AOC ALIGNO
I	 THIS PROGRAM'IS USFO T7 ALIGN THE ANALOG
i	 TO OIGITAL CCNVERTERS IAOCI• IT CAUSES
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1r ^
*583 MACAO ASSEMBLER * VER 204
	
ERRORS	 0 PAGE 2
i THR PROCFSSOQ T1 TAKs 256 RECORDS• 00i A DMA TQANSF Z^Q AND 144R'DIATFLY STAPT
i TAKING MOQF QECOOOS•	 SINCE THE DMAi 4EOU1P4S INLY A91UT S9 MSEC TO COMPLETE
I IT GIVES THE IMPOE SSIIN THAT THIE POOCESSOR
I IS IN A MODE OF CON T 14000S SAMPLE
i ACnUMULATInN•	 T ^_ TERMINATE THE
i PROGRAM. Pass$ •'iSC•t
i
i	 41 • CASSETTE LOAD•
i THIS PQnGRAM WILL L741 PROGRAMS OR
i DATA STnQCD nN CASSETTE TAPES FROM THE
i SILFNT T09 T ERMINAL "f THE S9C 90/20
i MEMORY.	 CASSET TE DQIVF I	 MUST 9F. USED•
I AND THE UNIT MUS T RE_ IN THE PLAYBACK
i MODS•	 THE OPERA TOR MAST POSITION THE
i TAP• TO THE 9EGINNING OF THS DESIREDi PROGRAM•
	
THE PROGRAM PROMPTS THE OPERATOR
I FOP THE MFMCQY ADOQE SS WHERE `SHE PROGRAMf
I ON TAPE tS TO eF STIPE 0•	 UPON CIVOLET104
i CONTROL IS RETURNED TO THE MONITOR.
i
I	 S1 4 CASSFT Tq PUACH•
I THIS PROGRAM WILL PFC7 O0 PROGRAMS FROM
I COMPUTER ME MORY TO CASSETTE TAPE•
i CASSETTE DR IVE 1 MUST BE USED * AND THE
i UNIT MUST BS IN PVCOgl MODE•	 THE
i OPFRATOP IS PP940TED POP STARTING AND
'i ENDING ADOOFSSSS OF DATA OR PPOGQAM TO
i BE REC0QnE0.	 THE 0 0SCQR0 9 REFFRFD TO
i IN THE OPE O AT OO iNSTQ I ICTIONS IS THE
i ON/OFF SWITCH IN THE_ 7ECOOD CONTROL
i SECTION OF TH 9; SIL E NT 700•	 UPON CDM-k i PLSTICNo CONTROL IS OETURNED TO THE
i MONITIVIt	 THE QECOPn CONTROL MUST PE
! i TURNED OFF BEFORn THE TAPE CAN BE MOVED•i
' i	 • ttAtr ttt!lttwrttlAti► titrtttt^krrrtttttttttttrrrtt•i
i	 PROGRAM EOUATES
ij •t!!!l t ttiWtlt!!•i!!*lMtt!!trl^M!!l^^^r!!lt^tt^^!
OFF 1Crt EOU	 OFFH
BOOB ICM2 FOU	 09"
OOOV DMA EOU	 OOH
0020 OCM2 EQU	 20H
0008 LOADN EOU	 09H
-
F
t
OOOA LSO EOU	 OAH
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6050 MACRO ASSEMBLE** VER 2r4 20Rf1RS • 0 oAG! 3
0006 wSB Tau IBM
0227 GETMX SOU 021!7H
0014 M0N FOU 0014M
325C GE TNM FOU I85CH
0220 GETCH EOU 022nH
OIE6 CO 50U 01£9"OIOF CNVBN EOU O)InFH
OIC2 ORSAK EOU OICPM
02A1 MILO FOU. 02AIM
We NMOUT EOu 07CAH
0)55 STHLF FOU 0355H
0300 CR Tau OOHOOOA LF F.OU OAH
0237 BSLL EOU OTH
2078 RU8 EOU 7FH
3FF9 TEMP FOU 3FF9H
0900 OAG 0800"
i
ij	 •«ttrweakaetaiae• eaailaaar trtrarteerearaeaw*srrarr
i
i	 INITIALIZATION OF THE 5259 INTERRUPT PROCESSOR
ij •^^ N •^ltttt etaaet4ttaelt ttirifrtaratttrwwawetea
l
OS00 INT:
0900 =3 01 901SABL°. THE 8090	 INTFPRUPTS
0901 3 E FF MV1 A,ICMi : SETS N cS TEO 43DE INTEPRUPTS • A BYTES APART
0403 D328 ^UT 005H ;URTTF..	 ICMI	 TO A259
0 4105 3=08 MVI A91CM2 ;PU T S CALL TABLE AT 03RD
0907 3319 OUT 009H ;MRTTF TCM2 TO 9259
0609 Fp El ;ENABLE 41730 INTEPR UUTS
i
ij	 trtraetae race+ereaerrtrerae eeeettrraaaraew ♦ e+eee
i
i	 PROGRAM' SELECTION ROUTINEjj aatOttttttetettetrrataaaarar era;rtrtaettetstr ►at•
i
090A SEL:
090A O6C8 MVI 994SILG :PRINT MENU
090C 218909 LXI M.MFSGI i
093F C06109 CALL OUTMS
0912 CO2702 'ENTER: CALL GETMX ;GET PROGRAM NUMBEP
0 1 15 79 MOV A qC ; VCVE TO ACCUMULATC`P
3616 327309 STA LOC ;S"OoF a^_R LATER USE0919 FE01 CPI at" 91S	 IT PR!1GRAM	 17
0316 CA3009 JZ 141T %I= SC• JUMP TO CZT INITIALIZATION ROUTINE
081E F902 CP-I 02H IIS IT PROGRAM 27
r
4
v^G0^ 1S ^OpR
g^v NXJ p A
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0083 MACRO ASSE149LE09 VCR 246 609ORS - O .PAGE 4
0920 CA3008 JZ INIT :IF SO9 JJMP TO CZT INITIALIZATION POUTINF
0923 FE03 Cpl 03H :IS I T VQIGPAM 37
0425 CA6419 JZ ATOO :IF T VS9 JUMP TO ADC ROUTINE
0928 FE04 Cot 04" :tS I T PR7GRAM 47
392A CACA07 JZ CL :IF Sn JUM P TO CASSET TE LOADER ROUTINE
0920 FEOS Cot 05H :IS 1TPR7GRAM 59
092F CA1'F 09 JZ CS-UN ;IV SO JUMP TO CASSE TTE PUNCH ROUTINE
0932 061C MVt 894SPLG :IF NCNS OF THE ABOVE. PRINT ERROP MESSAGE
0834 21S30A LXI H * MSSG2 :
0937 C06109 CALL OUTU S ;
093A C31208 JMP ENTER :RF-ENTrP PROGRAM SELECTION
i
ii r• •tfftii ►!ff!!t!iltir!lifff tf tlrrt•4r Artttt!!rr
i
i CZT INt T IAL1ZAT ICN ROUTINE_
: 4rtrrrrlftltr•!lrrrrttf! ►rtrir ti lffrfr frM yttrrtlt
043D INIT:
0 1130 CDS809 CALL LOOMA ;L040 nMA DESTINA T ION ADRESS
0640 0623 MVI B9MS3LG :PROMPT FIR NUMBER OF RECORDS
2542 216FOA LXI H9MESG3
0945 CD6109 CALL OUTUS
7849 CO2702
:
CALL GF THX ;GET NUMBER OF PECVRDS
0 4148 79 M')V	 44C : MCV= T O 4000MULATOP
094C 0306 OUT LOADN ;ST ^RE ON CZT CON TP nLLER BOARD
034E 0618 MVI B9MS4LG ;INOfCATF SAMPLE ACCUMULATIOV
0550 21920A LXI H9MV SG4 IS IN PR7GRESS
0953 CD6109 CALL OUTUS ;
0956 76 HLT ;WAIT FOR INTERRUPT
0i57 00 NOP :
08S8 C33029
:
JMP INIT :UPON RE TURN FROM INTFPRVPT9 GO BACK TO INIT
i
: •ttttr•rttlrtiltilrt !!f!lrttrtltrt ►rtrrttttifft•
:
i LOAD DESTINATION AOFP5SS ROUTINE
i^
wlrtlrilrlrililttt !l tttr!•lirf lflrl•!••tttt tff i•
i
06513 LDDMA:
0058 3EOO MVIA900 :SETS LSO OF ADRESS TO 00
0950 0304 OUT LSg :AND MSB TO 609 THFPSFORE
08SF 3E60 MVI 4960H ;THF DMA OF.STINA'r1s'ON ADRESS
0861 03013 OUT MSB its 6200H9
0663 C9
:
REV i
i ^tttfrrlrtt••srrrrs•lrrrfrtrrr►rrrt^rrrlrAt^sttt•
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i
i ADC POUTTNS
j ^ttlt+rttrtl^+r ► rrrtrwt•atvsrwrtrttrrrrttt•«t^lr
i
0464 ATOOS
5464 CO5A06 CALL LOOMA SLCAO OMA DESTINATION AORESS
0867 3EFF MVI A.I FFH ;SETS N3 * OF PECOPOS TO 256
0969 030#1 OUT LOAON :LQAOS NUMBER OF QvCOQOS
0960 C0C201 CALL RREAK ;SFE	 IF 021FRATOR WANTS OUT
0 126E DA1400 JC MON ;IF SO GO TO MONITOR
0471 76 HLTiii rttrttttrrwtrtrtr•lrarrrastrrrr4ttrrrrrarrAtrr!•i
i SUCCESSFUL INTE RRUPT PCUTINE
T
: tttttttrtatBart•lrartrrlrtwt^trtlrrla ►t6t•trtlr
i
0972 GOODS
0972 D309 OUT DMA ;START DMA TRANSFER
0674 3A7309 LOA LOC ;PVCALL WHICH PROGRAM WAS LOADED
0977 FE03 CDT 03H IS	 IT	 3?
0979 C25408 JNZ SAMP :IF NOT G7 TO SAMP
087C 3E20 MVI	 A90CW2 ;IF SO* S°ND e259 A NONE
097E D338 OUT ODSH :SPECIFIC £ND OF	 INTrP PUPT (3CW21
0860 F8 EI ;FCENAP.LE 8080 INTFPqUPTS
0981 C36409 JMP ATOD ;GO BACK T O AVC ROUTINE
0984 FEO1 SAMP:	 C P I 01H ;WAS	 I T Pa7GRAM 1?
0896 C2910dl JNZ TRANS ;IF NnT. GO TO TRANS
0889 3°_20 BACK:	 MVIA90CW2 ;1 0 S4. S$ND 8259 A N7N-
0998 D308 OUT ODRH :SPECIFIC °,NO OF	 IN TERRUPT	 (OCW2)
0128D FR FI ;PS NAP_LS A081
	
IN'ERQUPTS
OBOE C33009 JMP IN1T ;GO RACK 10 INIT
4991 CDA208 TRANS: CALL TX ;PROGRAM SELECTED WAS 2• DO A
0994 C38909 JMP BACK ;TRANSFER TO TI• THEN GO TO BACK
i
ii ttwrrtt+tt+rr•arrtwrtrrt+rAtttttrrlrrrat^rt+r ► A•
i
: FALSE INTERRUPT CCUTINS
ii tvttrtttrtrt+rrt•art+twrrrtrttrt+ttrrr^^^wtttwtr
i
0897 BAD:
0897 0612 MVI	 89 4ISSLG ;WQITE FALSE INTERRUPT
0999 21AOOA LXT H94ESG;
099C CD6109 CALL OUTMS
059F C31400 JMP MON -,GO BACK TO MONITORi
YLjv 0A T11L
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0090 MACRO ASSSMBLE09 VER 204 QRP14S - 0 PAGIF S
i
•rrRrtatwrta ► t ► wrart ►rrR•r ► a►rarrrtrrrrrtRtrrarr
,i
I T44NSFER DATA TO TI POUTIME
i
: ••R^ta^ttrwwaraRrraraaaraawatart ►rarttrrRR^rrarR
i
09A2 TX:
09A2 3ECE MVI A.00EH :SST UP S"RIAL PORT
0644 DIED OUT OFOH :FOQ Q620 BAUD
0946 3E2 'p MVI A•27H
0948 D3=D OUT OEDH
0344 21701-V LKI H.80n0 ;LOAD S TART ADDRESS OF DATA
09A0 OBED PLACE:	 IN 3EDH :WAIT UNTIL TRANSMITTER READY
OSA F E601 AN: O1 I
2981 CAAD08 JZ PLACE
0994 77 040V M94 ;SnND DATA BYTE TO TI
0935 D3EC OUT 1ECH :
0997 23 INX H ;GO TO Nd4XT BYTE
0398 3E68 MVI	 A•99H :REPEAT IF NOT LAST ONE
039A BC CMP H ;
0906 C2AD08 JNZ PLACE I
049E DEED WAIT:	 IN OEDH :WAIT TILL TRANSMIT BUPFCA
05C0 0604 ANI 04 its wmPTV
69C2 CADS 08 JZ WAIT ;
09C5 3E40 MVIA9404 ;RESET SERIAL PORT
09C7 03ED OUT OEOH
09C9 Ct1 RET IRETURN
i
ij •ttrrrrtrar► ttt ► r ► trrRrr ►rttratarrttrrrRawrrrlrt
;
CASSETTE LOAOEP ROUTINE
;i ratRrt ►rtrttraar ► r ► t ►rrt ►Ra ►arrartrtr •atRtrrtwr•
O.9CA CL:
05CA 3636 MVI B.MSSLG ;PRINT INSTRUCTIONS FOR PROGRAM
09CC 21OF3A LX/ HoMFSGR ;
05CF COS109 CALL OU TMS ;
0902 3_CF MVI Ao3FFH :SET FOR UPPER NIOALS
0904 32F93F 'STA TEM P ;
0507 002702 CALL GS THX ;GET LOAD ADRESS
050A SO MOV nos ;PUT IN OS
0309 59 M7V E•C
OSDC 0E10 MVT	 Colo" iCS1 TO PLAY
05DE COE901 CALL CO i
,9£L 3E36 MVI C836H ;
OSE3 CDE901 CALL CO i
09_6 OEIl MVI	 C91104 1
OSEG COE901 CALL CO 'FLAYBACK ON/KEYBOARD OFF
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0009 MAC*O ASSEMSLERe VEq
 2r4
	 ERRORS n 0 PAGI' 7
0lEB CO2002 STARTS CALL GE-CH :WATT FIR START SYMBOL
@SEE FE3F CPT
	 4 > 0 i
OlFO C2E^0IJ JNZ STAoT It
W3 CO2002 GETS CALL GE TCH iG°.T A CHARACTER
31F6 FEVF CPT VCH :IGNORE RUB OUTS
26FS C4FIOS it GF.T i
30FO FE3C Cal	 '<• :STOP I F END SYMBOL
OIFD CAI 4 0)') it MON :GC SACK TO MONITOR
0900 CDDF*I CALL CNVO4 ;CCNVF.RT TO BINARY
0903 4F "IV C•A i
0934 CD5503 CALL STHL F ;S vcoE IN MFMORY
0907 3AFR3F LOA TEM P :TNCPEMSNT TO NEXT NIMBLE
090A a7 ORA A i
0906 C20FO9 JNi SKIP :
090E 13 1 14X D S
090F EEFF SKIP: X DI OFFH i
3911 3ZF93F STA TEMP
3914 C3F30e JMP GET :REPEAT
i
i(	 Pr4ttrrttt+trrr^rrrrttrrrrwtfwtttftrrrrr *r^strrs
i
i	 CASSE TTE PUNCH (RECORD$ oIUTINE
ii t^^rft/tft trrt•ttt frrl^rrltrrttttrftrrrt^ttfftr•
i
Got? CSPUMS
0917 067F. MVI 69MS 7LG :PRINT OPERATOR INSTRUCTIONS
0919 21F50A L91	 H• h4FSG'F ;O91C C06109 CALL OUTMS 1
09IF OE02 MVI C%02 :GFT START AND STOP ADRESSES
0921 CDSCO2 CALL GFTNM :
0924 OE10 MVI C•	 IOH :CSI TO RECORD
0026 CDE0301 CALL CI :
0929 OE35 MVI C.35H 1
0926 CDE801 CALL CO :
092E OE12 MV/ C*12H IPFCCPD CN/PRINTF q OFF
0930 COEE01 CALL CO ;
0933 OE3F MV(	 C9'> 6 ;WRITE START SYMBOL
0935 CDE901 CALL CO i
0936 DI POP O :PUT STnP ADRF.SS IN O E
Oi39 El Pf3P H ;PUT START ADPFSS IN HL
093A 7E AGAIN: MOV A•M ;GET A DATA BYTE
0938 COCS02 CAL N47VT
ft
;M o l'E	 I T OUT
093E COA102 CA
	
HILO ;PEPEAT TILL DONE
0941 23 INK H
0942 C23AO9 JN2 AGAIN
0945 OE3C Mvt C9 0 < 6 iWRTTE END SYMBOL
0947 COE 0%01 CALL CO :
094A DE13 MVI C913H $WRITE DC7 (PLAYBACK OFF1
094C CDE801 CALL CO i
OF
1S pooRUCI$ILI`^`g P^gO	 p X,G^Ati
alc
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OOh+ MAC%O ASSEMOLER• VER PO4
	 E1lpOps a O PAGE 0
094F OE14 MVI C• 14H IPECOGO CfF/PRINTER ON
0951 CO°_801 CALL CO :
0954 OElO MV1 C410H tCSi TO PLAY
0956 COE%ftI CALL CO i
0959 3E36 MVI C616H i0959 :01961 CALL CO i
Oise 011409 JMP MON :GC TO MCNITOR
i
ij art++rwrttttttatfrrrfttrwttrrttrtftrrrrrfrrtrrr•
i
i	 MESSAGE PRINTING VOUTINE
ij ti tfr••trrl ♦+ atrfttfrttf+t+itrMrr^Rttrtrr4rr+^r•
i
0961 OUTMS:
2961 4E MOV CsM IVCV/ CHARACTER TO C
0962 79 MOV A•C :ANO TO A
0a63 FE00 Cal CR :SCE IF CHARACTER IS A FETUQN
0965 C47109 JZ CRRUfl :1F S7. X1MP TO COPUB
39068 CDE901 CALL CO 119 NOT 7UTPU T CHARACTER
Oita 23 INX H IINCQTMCNT POINTER
096C 05 DCQ O :CECOEwENT COUNTER
0960 C26109 JNZ OUTMS ;JUMP BACK IF NOT FINISHED
7970 C9 015T i IF FINISHED 9 RFTUQN
0971 CD:AOI CQQUB: CALL CO iCUTPUT CARRIAGE QFTUON
397 4 OE7F MVI C•QUB :PUT ASCII RUB OUT IN C
7976 CDE901 CALL CO ;CUTOUT 5 QUBOUTS.
0979 CDE701 CALL CO ;IT PQE'VFNTS THE SILEN T
 700
0970 CDE901 CALL CO ;FQCM MISSING ANY CHARACTERS
397E CDE6111 CALL CO ;DUE T 7 I T S SLOW
0992 COE321 CALL CO ;CARRIAGE RETURN
09!!5 23 INX H ;INCQ9:MSNT POINTER
0036 05 OCR 9 ;OECQ4y4NT	 COUNTER
0997 C26109 JNZ OUTMS :J11M8 BACK IF NOT FINISHED
049A C9 RET $IF FINISHED RETURN
i
=lirrftrrr++lrrrtrrar MESSAGSS rrrrtarrr/rrrlarr•
i
0968 MESGt3
0999 ODOAOA53 OR CR•LF9LF * 4 5ELECT PROGRAM:'*C4@LF
090F 454C4543
0993 54205052
0997 4F475241
0999 4D3AODOA
39aF 31293020 09 4 1 n SAMPLE ACCUMULATION AND D NA TPANSFER09CO•LF
0943 5341405009A7 4C452941
0940 43435540
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09AF	 554C41S4
0253	 494F4*20
0957	 414E44?O0998	 44404121
099F	 5452414E
09C3	 534014552
09C7	 3DOA
owco	 32203020	 D5 O R SAMPLE ACCUMULATIONvOMA TQANSFEQ9 AND TAANSPSO "0
OpCO	 53414050
OODI	 4C452041
0905	 43435540
0909	 S54C4154
0900	 4(04F4E2C
OVEI	 44404120
O pts	 54524145
Oit9	 63464552
09ED	 2C20414F
0991	 44215452O p ^r 5	 414F5346
09F9	 4552254
09FD 4F205449
0401	 ODOA3320	 08 CQoLF * 9 3 = ADC ALIGN'*CR@1..F0405	 3D204144
0409	 4320414C
OA/l	
49474900
OAl2	 3420'020	 05 0 4 a CASSETTE LDA009CReLF
0416	 43415353OAI A	 45549445
041E	 204C4F41
DA22	 440DOA
OA25	 35203020	 00 0 5 n CASSETTE OUNCN••CR•LF
0429	 43415351
OA20	 45545445
0431	 2050554F.OA35 434g000A
0439	 45534320	 06 • ESC s PFTURN TO MONITOR49CR•LFoEELL
0430 30205245
0441	 54555249OA45	 20544F20>
0449 404F4Q44
0A40 S44F5200
0451	 OA07
0000	 MSILG IZOU S-MFSGI
i
i
OAS3	 MESG21
OA53	 00494F56	 05 CR9 0 INVALIO T"TRYgTRV AGA1N*O*CQoLF#DELL
OASV	 414C4944
OASB	 204541^S4
OASF 52592C54
OF T^
^G^^^I^ 1S 400
g^Y ^^^^' 4^G
O^Z
^i
^r
1
S
•042 M4C :to ASSEMBLER *
 VEP 2.4	 EPRORS n O,PAGE 10
0463 5259?941OA67 ' 4741494F-
0460	 2e00AA')7
02110	 MS2LG EOU 0-MESG2
i
i
OA6F	 MESG3t
346E OD4C4F41
	 OB CR9 6LOAn AUMSER OF RECORDS (2 HEX) 099£LL0473 442MSSS
3477 4P424552
0470	 204F4520
047F	 5244%434F
0493	 52445320
0497	 20213229
9Aae 48455929
049F 20200
0023	 MS3LG EOU S•MESG3
i
0492	 MF SG4
0492	 07414347
	 00 CR * 'ACCUMULA"► 104 14 PROGRESS19CReLF
0496 5540554C
049A	 4154444F
949E	 4E204949^
OAA2	 2050524E
0446	 47524553
OAAA 530DOA
0318	 MS4LG EOU S-MESG4
OAAO	 MESGSS
0440 OD46414C	 08 CR9 8 FALSE 1NTEPRUPT09CR*LF
0451	 53452049
9485 4E5•4S52
9409 52555054
048D ODOA
0012	 MSSLG FOU S-MESGS
i
O Ce)F	 MF SG6 +
04OF	 0D454E54	 OS CRo g C4TffQ ADDRESS WHERE PROGRAM IS TO BE LOADED f4 HEXIOAC3	 45522941
OAC7 44445245
OACB	 53532957
OACF	 48455245
OAD3	 20505?4F
OAD7 47524140
OADO 20495320
04OF 544F2042
2AE3	 45204CAFOA£7 41/44544
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6000 MAC40 ASSEMBLER * VER 2r4
	 lMR9e! • O'PAGE 11
OAEB 20283420
OAEF 4945SM29
04F3 2007
0236 MSGLG	 EOUS•MESGG
s
i _
MESG'
OAF5 OD454ES4 OB CR. • ENTER STAPTING ADDRESS (4 MFXI THEM SPACE AND %%TSUI
OAF9 45522053
OAFD 54415254
0831 494E47?0
0o095 41444452
6809 45535720
080D 28342048
0&I1 45592920
0815 5446454E
0919 20535041
081D 43452041
0821 4E442145
0925 4ES44552
OB29 ODOR
0328 454E4449 DB • RNO14G ACORES% OF DATA TO BE RFCORDED•'•CQ•LF
082F 4E472041
0833 44445245
3537 5353204E
0838 46204441
083F 54412o)54
0543 4F204245
0847 20524543
OB48 4FS24445
084F 442E000A
0053 5455524E 08 • TURN ON RwC04D AN3 NIT RETURN4•CR•LF9BELL
*857 R04F4E20
*058 524S434F
08SF 52442.41
0963 4E442149
0067 49542052
06(los 45545552094oF 4E000407
00YE MS7LG	 EOU 6-MFSG7
i
I
087' LOC:	 OS 01
i
ij tttttffraa tfir4ifrafrtrf fafatrtaaata r'rfrtttrrrrt
i
I	 INTEROUPT JUMP TABLE
ij ^ttttrfatatttt4trtattaWtar+art+traaurtiasttttaaa
i
REPRODUCIBI I IS  OGRE
ORIGINAL pA GE
i
4
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6000 MACRO ASSEMBLER *
 VER Xe4
	 E44190S  a O. PAGE 22
07E0 ORG OSEOMTABLE=
OBrOC39709 JMP SAO
09E3 00 %OD
OBE ♦ C37209 JVP GOOD
08E7 00 404
GOES C39709 JMP SAO
0988 00 "Oft
03EC 039709 JV0 !!AO
08EF 00 NOP
08FO 039709 JM4 BAD
05F3 00 MOe
OBFA C39709 JM4 DAD
09F7 OD NOD
0898 C39709 JMP BAD
09FB 00 MOP
08FC C39709 JMP SAD
08FF 00 MOP
ENO
VO PROGRAM EPRORS
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8000 MACRO ASSEM9LER9 VER 294 	 rWPORS s O,PAGF 13
SYMBOL TABLE
• 01
A 0307 AGAIN O434 ATCO 0eb4SACK 0889 BAD 0097 "IFLL 070+C 0001 CL ORCA CNVP.N Otf`F
CR 0390 CRRU9 0971 CSFUN 191 IF
0"4 0009 E 0903 FNTE4 0812
GETCH 0220 GETHX 0?Pv GVTNM 0215C
N 0004 MILD 02A1 ICM1 OOFFI14IT 063D INT OSOO L 001'5LF OOOA LOAPN 0006 LOC OB'#3
M 0005 MESG1 0998 00:962 0AS3MESG4 OA92 M=SGS OAAO MwSG6 OAew
143 14 0014 MS1LG OOC9 MS2LG ODIC
MS4LG 0018 MSSLG FJ212 MI4LG 0076
MSA 0008 NMOUT O VC7 I1CM2 0021PLACE OAAD PSM 0706 PUB 0'),PFSi:L 390A SKIP OoOF SP 00)1
STHLF 0355 TABLE 0959 • TEMi 3FF9TX OSA2 MAST 0'1BE
H	 0000
BREAK OIC2
CO	 OIEB0'	 0002
GE T 	08F3
GOOD 0672
ICw?	 0008
LOOMA 0858
LSO OOOA
MESG3 OA6F
MESG7 OAFS
MS3LG 0023
MS7LG 007E
OUTMS 0961SAI+P	 O684
STAPT 08E6
TRANS O891
O^UC^B^^-,ITY 0-TTKE
g ,.pp	 ^, j5 P
0-PICT",
^^
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APPENDIX H
CONTROLLER ROM CONTENTS
01
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
H
W
OV
H	 v
13	 Q Q Q 1 2 ^ p F-- V V V V aL GC I W
O 3
	
I-- ^. p p N r N M
	 r M ^-N N J J U I-- (-- 1^ F— F-- F— p
HEX
	 HEXFnuivalan+
C U I V	 I	 n8 4 1 0 0 0 0 1 0 0 0 1 1 0 1 0 1 1 6 B
8 4 1 0 0 0 0 1 0 0 0 1 1 0 1 0 1 1 6 B
8 4 1 0 0 0 0 1 0 0 0 1 1 0 1 0 1 1 6 B
8 4 1 0 0 0 0 1 0 0 0 1 1 0 1 0 1 1 6 B
8 4 1 0 0 0 0 1 0 0 0 1 1 0 1 0 1 1 6 B
8 4 1 0 0 0 0 1 0 0 0 1 1 0 1 0 1 1 6 B
8 4 1 0 0 0 0 1 0 0 0 1 1 0 1 0 1 1 6 B
8 4 1 0 0 0 0 1 0 0 0 1 1 0 1 0 1 1 6 B
8 4 1 0 0 0 0 1 0 0 0 0 1 0 0 1 1 1 2 7
8 4 1 0 0 0 0 1 0 0 0 0 1 0 0 1 1 1 2 7
8 4 1 0 0 0 0 1 0 0 0 0 1 0 0 1 1 1 2 7
8 4 1 0 0 0 0 1 0 0 0 0 1 0 0 1 1 1 2 7
8 4 1 0 0 0 0 1 0 0 0 0 1 1 0 1 1 1 3 7
8 4 1 0 0 0 0 1 0 0 0 0 1 1 0 1 1 1 3 7
8 6 1 0 0 0 0 1 1 0 0 0 1 1 0 1 1 1 3 7
8 4 1 0 0 0 0 1 0 0 0 0 1 1 0 1 1 1 3 7
8 5 1 0 0 0 0 1 0 1 0 0 1 1 1 1 1 1 3 F
8 4 1 0 0 0 0 1 0 0 0 0 1 1 1 1 1 1 3 F
9 4 1 0 0 1 0 1 0 0 0 0 1 1 1 1 1 1 3 F
9 4 1 0 0 1 0 1 0 0 0 0 1 1 1 1 1 1 3 F
8 4 1 0 0 0 0 1 0 0 0 0 1 1 1 1 1 1 3 F
8 4 1 0 0 0 0 1 0 0 0 0 1 1 1 1 1 1 3 F
Mvi
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
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i--
OC
Lai
Z
U ^L
J
1-- F— CC	 C' ..1	 J . J J Z1:9
	
¢¢ ¢ s v F- v ca v w ac a w
OC O 3 w N N Q —1 tj F—	 I-- F— h-	 F—	 F— o
i
HEX
Fnuivalant
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
HEX
E uivalent
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
8 4 1 0 0 0 0 1 0 0 0 0 1 1 1 1 1 0 3 E
8 4 1 0 0 0 0 1 0 0 0 0 1 1 1 1 1 0 3 E
A 4 1 0 1 0 0 1 0 0 0 0 1 1 1 1 1 0 3 E
A 4 1 0 1 0 0 1 0 0 0 0 1 1 1 1 1 0 3 E
8 4 1 0 0 0 0 1 0 0 0 0 1 1 1 1 1 0 3 E
8 4 1 0 0 0 0 1 0 0 0 0 1 1 1 1 1 0 3 E
C 4 1 1 0 0 0 1 0 0 0 0 1 1 1 1 0 0 3 C
C 4 1 1 0 0 0 1 0 0 0 0 1 1 1 1 0 0 3 C
4 4 0 1 0 0 0 1 0 0 0 0 1 1 1 1 0 0 3 C
4 4 0 1 0 0 0 1 0 0 0 0 1 1 1 1 0 0 3 C
C 4 1 1 0 0 0 1 0 0 0 0 1 1 1 1 0 0 3 C
C 4 1 1 0 0 0 1 0 0 0 0 1 1 1 1 0 0 3 C
8 4 1 0 0 0 0 1 0 0 0 0 1 1 1 1 0 0 3 C
8 4 1 0 0 0 0 1 0 0 0 0 1 1 1 1 0 0 3 C
8 4 1 0 0 0 0 1 0 0 1 0 1 1 1 1 1 1 B F
8 4 1 0 0 0 0 1 0 0 1 0 1 1 1 1 1 1 B F
8 4 1 0 0 0 0 1 0 0 1 0 1 1 1 1 1 1 B F
8 4 1 0 0 0 0 1 0 0 1 0 1 1 1 1 1 1 B F
8 4 1 0 0 0 0 1 0 0 0 0 0 0 1 1 1 1 0 F
8 4 1 0 0 0 0 1 0 0 0 0 0 0 1 1 1 1 O F
8 4 1 0 0 0 0 1 0 0 0 0 0 0 1 1 1 1 O F
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t2W
O^ YJFes° V
c 4 Q D V3 I S F-- V V U Y CC W
O 3^ N J-i UN I-- H IM-- Imo- F- H D
HEX
	
HEX
43
44
45.
46'
47'
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
8 4 1 0 0 0 0 1 0 0 0 0 0 0 1 1 1 1
v u „u
O
I c I I V
F
8 4 1 0 0 0 0 1 0 0 0 1 0 0 1 1 1 1 4 F
8 4 1 0 0 0 0 1 0 0 0 1 0 0 1 1 1 1 4 F
8 4 1 0 0 0 0 1 0 0 0 1 0 0 1 1 1 1 4 F
8 4 1 0 0 0 0 1 0 0 0 1 0 0 1 1 1 1 4 F
8 4 1 0 0 0 0 1 0 0 0 1 1 0 1 1 1 1 F6
8 4 1 0 0 0 0 1 0 0 0 1 1 0 1 1 1 1 F6
8 4 1 0 0 0 0 1 0 0 0 1 1 0 1 1 1 1 6 F
8 0 1 0 0 0 0 0 0 0 0 1 1 0 1 1 1 1 F6
8 0 1 0 0 0 0 0 0 0 0 1 1 0 1 1 1' 1 6 F
8 0 1 0 0 0 0 0 0 0 0 1 1 0 1 1 1 1 6 F
8 0 1 0 0 0 0 0 0 0 0 1 1 0 1 1 1 1 6 F
8 0. 1 0 0 0 0 0 0 0 0 1 1 0 1 1 i 1 6 F
8 0 1 0 0 0 0 0 0 0 0 1 1 0 1 1 1 1 6 F
8 0 1 0 0 0 0 0 0 0 0 1 1 0 1 1 1 1 6 F
8 0 1 0 0 0 0 0 0 0 0 1 1 0 1 1 1 1 6 F
8 C 1 0 0 0 1 1 0 0 0 1 1 0 1 1 1 1 6 F
8 4 1 0 0 0 0 1 0 0 0 1 1 0 1 1 1 1 6 F
8 4 1 0 0 0 0 1 0 0 0 1 1 0 1 1 1 1 6 F
8 4 1 0 0 0 0 1 0 0 0 1 1 0 1 1 1 1 6 F
8 4 1 0 0 0 0 1 0 0 0 1 1 0 1 1 1 1 6 F
43
44
45
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The REMOTE SENSING CENTER was established by authority of the Board of Directors of
the Texas A&M Unipersity System on February 27, 1968. The CENTER is a consortium of four
colleges of the Unipersity; Agriculture, Engineering, Geosciances, and Science This unique
organization concentrates on the development and utilization of remote sensing techniques and
technology for a broad ivnge of applications to the betterment of mankind
